


## **General Disclaimer**

### **One or more of the Following Statements may affect this Document**

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

# SPACECRAFT IF SWITCH MATRIX FOR ADVANCED TECHNOLOGY COMMUNICATION SATELLITE SYSTEMS

FINAL REPORT: PROOF-OF-CONCEPT MODEL







Contract No. NAS3-22501

Submitted to:  
NASA/Lewis Research Center  
21000 Brookpark Road  
Cleveland, OH 44135

(NASA-CR-168175) SPACECRAFT IF SWITCH  
MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN  
30/20 GHZ COMMUNICATIONS SATELLITE SYSTEMS:  
PROOF-OF-CONCEPT MODEL, EXECUTIVE SUMMARY  
Final (Ford Aerospace and Communications

N83-29492

Unclas  
G3/32 28235





# SPACECRAFT IF SWITCH MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN 30/20 GHz COMMUNICATION SATELLITE SYSTEMS

## EXECUTIVE SUMMARY

PANG T. HO, EUGENE COBAN, JOHN PELOSE

FORD AEROSPACE & COMMUNICATIONS CORPORATION

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

NASA LEWIS RESEARCH CENTER

CONTRACT NAS 3-22501

ORIGINAL PAGE IS  
OF POOR QUALITY

1. Report No. NASA CR-168175		2. Government Accession No.		3. Recipient's Catalog No.	
4. Title and Subtitle SPACECRAFT IF SWITCH MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN 30/20 GHz COMMUNICATIONS SATELLITE SYSTEMS. EXECUTIVE SUMMARY				5. Report Date	
				6. Performing Organization Code	
7. Author(s) PANG T. HO, EUGENE COBAN, JOHN PELOSE				8. Performing Organization Report No.	
				10. Work Unit No.	
9. Performing Organization Name and Address FORD AEROSPACE & COMMUNICATIONS CORPORATION WESTERN DEVELOPMENT LABORATORIES DIVISION PALO ALTO, CA 94303				11. Contract or Grant No. NAS3-22501	
				13. Type of Report and Period Covered CONTRACTOR REPORT	
12. Sponsoring Agency Name and Address NASA LEWIS RESEARCH CENTER 21000 BROOKPARK RD. CLEVELAND, OHIO 44135				14. Sponsoring Agency Code	
15. Supplementary Notes					
16. Abstract					
<p>The use of a dynamic switching matrix for future communication satellites will significantly increase the communication channel capacity and improve the system capability and flexibility.</p> <p>This report describes the design and development of a unique coupler crossbar 20 x 20 microwave switch matrix. This report presents the test results of the proof-of-concept model that meets the requirements for a high-speed satellite switched, time division multiple access (SS-TDMA) system.</p>					
17. Key Words (Suggested by Author(s)) (SS-TDMA) SATELLITE-SWITCHED, TIME DIVISION, MULTIPLE ACCESS POC PROOF OF CONCEPT MSM MICROWAVE SWITCH MATRIX DCU DISTRIBUTION CONTROL UNIT				18. Distribution Statement  UNCLASSIFIED - UNLIMITED	
19. Security Classif. (of this report) UNCLASSIFIED		20. Security Classif. (of this page) UNCLASSIFIED		21. No. of Pages	
				22. Price*	

\* For sale by the National Technical Information Service, Springfield, Virginia 22161

## PREFACE

This Final Report on "Spacecraft IF Switch Matrix for Advanced Technology Communication Satellite Systems" describes the development effort performed by Ford Aerospace and Communications Corporation under Contract No. NAS3-22501 for NASA/Lewis Research Center.

The objective of this Final Report is to present the design, test data, and analysis of the 20 x 20 Proof-of-Concept Model Microwave Switch Matrix. The program was initiated on July 1, 1980; and the Ford Aerospace program manager was Dr. P. Ho.

The technical staff contributing to this program included A. Anderson, E. Balderrama, N. Chiang, M. Chiang, E. Coban, E. Feng, K. Lee, J. Legg, J. Low, R. Malizewski, E. Molmen, J. Pelose, W. Spurgeon, and J. Wisniewski. This report was prepared by John Pelose and Eugene Coban. Special thanks goes to Ruby Schreck for her secretarial support throughout this program.

The NASA Technical Manager was E. W. Spisz.

## CONTENTS

<u>Section</u>		<u>Page</u>
<u>EXECUTIVE SUMMARY</u>		
1.0	Introduction	1
2.0	Program Objectives and Requirements	5
3.0	Major Tasks and Program Accomplishments	11
3.1	Task 1. Switch Matrix Design	11
3.2	Task 2. Alternate Switch Matrix Design Study	17
3.3	Task 3. Breadboard Development	18
3.4	Task 4. POC Model Planning and Specification	21
3.5	Task 5. POC Design, Test Plan and Equipment	21
3.6	Task 6. POC Fabrication	39
3.7	Task 7. POC Test and Analysis	41
3.8	Task 8. Reliability Projections	60
3.9	Task 9. Product Assurance	61
3.10	Task 10. Work Plan	61
3.11	Task 11. Reporting	61
3.12	Task 12. Requirements and Development Plan for Flight Hardware	62
4.0	Conclusions and Recommendations	63



## 1.0 INTRODUCTION

Satellite-switched, time division, multiple access (SS-TDMA) is a key technology needed for future communication satellites. SS-TDMA is an effective method of significantly increasing communication satellite channel capacity and improving communication satellite system flexibility.

For the SS-TDMA system, an IF switch matrix is required on the spacecraft to provide interconnectivity among the multiple beam antennas. The system will require signal processing on-board the satellite.

The development of microwave switch matrices to be used in multiple-beam antenna systems and communication systems requiring dynamic interconnectivity among the beams is a key technology item. System studies have identified switch matrices as a major factor in achieving minimum cost and efficient use of frequency and orbital resources.

The major task of the development of the proof-of-concept (POC) 20 x 20 switch matrix was to demonstrate the feasibility of a system providing high capacity channel interconnectivity on board a 30/20 GHz multiple beam communication satellite for a flight qualifiable switch matrix.

This switch matrix will provide 2.5 GHz band width in the frequency band from 3.5 GHz to 6.0 GHz with a switching speed of less than 10 ns.

Figure 1.1 shows the functional configuration of an SS-TDMA transponder equipped with a 20 x 20 switch matrix. The transponder system includes the IF switch matrix with control unit, which provides signal routing between the uplink and downlink spot beam antennas for trunking

## SS-TDMA TRANSPONDERS




Fig. 1.1

applications and a baseband switch and a demodulator for the scanning beam service.

The uplink signals from spot beam antennas are first down converted to a common IF and then routed via the IF matrix switch to the designated transmitters for upconversion and retransmission.

Several different types of switch matrix systems have been developed and reported using different architectures. The architecture selected for POC development herein provides many functional capabilities including the broadcast mode and the variable switching time capability. The broadcast mode (one input signal connected to multiple outputs simultaneously) is advantageous for SS-TDMA system synchronization. The variable switching time capability (turn on and turn off any crosspoints for any desired duration) provides for a higher communication efficiency. The distribution control algorithm determines the complexity of the digital control circuitry. The selected coupler crossbar architecture uses a planar mechanical structure which improves the switch RF performance, reliability, manufacturability and minimizes weight, size and power consumption.

Figure 1.2 shows how a time division multiple access system can provide high speed dynamic interconnectivity between three transmitting/ receiving earth terminals .

The main tasks of this two-year program were to analyze the design concepts for large or medium size switch matrices, assess the present and future technology, develop a proof-of-concept (POC) model using available technology and fabricate a highly versatile switch matrix

# SATELLITE-SWITCHED TIME DIVISION MULTIPLE ACCESS (SS-TDMA)




Fig. 1.2



system, with low power consumption, small size, low weight, and good reliability characteristics.

The contractual effort focused upon the system architecture design, analysis, detailed design, and fabrication. The main deliverable item was the proof-of-concept model suitable for demonstrating TDMA channel interconnectivity in a multibeam communications system.

## 2.0 PROGRAM OBJECTIVES AND REQUIREMENTS

The main objective of the switch matrix program was the assessment of available switch matrix technology suitable for the development of advanced communication satellites for SS-TDMA applications and provides a strong base by accomplishing the following:

- a. Technology evaluation for microwave switch matrix (MSM)
- b. Conceptual matrix architecture design and analysis
- c. Detail component design and analysis
- d. Fabrication and test of Proof-of-Concept (POC) model
- e. Reliability analysis for MSM
- f. Recommendations for future development and fabrication.

The objectives include the hardware development of a complete switch matrix system consisting of the microwave switch matrix, the distribution control unit, and the associated special testing equipment.

The primary intent and the underlying philosophy of the IF Switch Matrix development effort were to verify the readiness of the technology required to implement dynamic routing of traffic on-board high capacity multibeam communication satellites and to demonstrate not only the

technology readiness of functional and electrical performance, but also reliability and redundancy.

The concept of the multibeam satellite system which can utilize the IF Switch Matrix is shown in Figure 1.1. The constraints, specifications and goals to which the IF Switch Matrix POC Model was designed and built are as follows:

a. General

The POC IF Switch Matrix System shall demonstrate the high-speed switching characteristics for the dynamic interconnectivity between 20 input and 20 output ports on board a multibeam communication satellite operating in a TDMA mode.

The Switch Matrix will operate in the IF frequency region between 3 to 8 GHz and will consist of the switching elements and related signal circuitry, the switch drivers, and the appropriate control and decoding network required to address the desired switching elements.

It was assumed that an on-board computer processor would provide the control signals to the IF Switch Matrix in order to establish the required switch configuration and durations as shown in Figure 1.1. However, in order to demonstrate system operation, it was necessary to design and provide as special testing equipment a suitable control unit to operate the system in a dynamic manner.

b. Matrix Size

The IF switch matrix was designed to accommodate 20 input and 20

output ports. The matrix size is referred to as 20 x 20 and was designed to incorporate the corresponding 400 crosspoints (switching elements). The POC model, however was only partially populated. The control and decoding circuitry, however, was designed to handle all 400 crosspoints.

c. Reliability

High reliability was a major concern in the POC model design. The POC model was designed to maintain full connectivity for 10 years. Redundancy to handle switching element failure was included as a feature of the design.

d. Redundancy

In the case of crosspoint switch failure, redundancy was incorporated into the matrix architecture by including additional "wraparound" rows and columns to provide alternate signal paths.

e. Advanced Technology Concepts

The IF Switch Matrix was designed to utilize advanced technology components which would be available in the 1983 and 1987 time period.

f. Space Qualifiable Components

Only potentially space qualifiable components and materials were used for the design. All fabrication and packaging techniques were selected to provide a space qualifiable design. The design minimized value, weight and power dissipation.

The POC IF Switch Matrix System was built using space qualifiable generic components and materials.

g. Expandability to Larger Systems

The POC IF Switch Matrix System was designed so that it could be scaled to larger matrix sizes with the corresponding increase in the size, weight, and DC power consumption.

h. Environmental Design Objectives

The IF Switch Matrix was designed to withstand those mechanical electromagnetic, thermal, vacuum, and radiation stresses to be incurred during the prelaunch handling, shuttle ascent and deployment, perigee and apogee stage firings and long term (10 year) operation in synchronous orbit environments.



i. Workmanship

A high workmanship quality was maintained to ensure product integrity and assurance.

j. Repairability

During the manufacturing and test phases a disciplined system of failure reporting, effect analysis and corrective action was used. The IF Switch Matrix System was developed for repairability with using spare interchangeable modules and subassemblies.

k. Expected Performances of POC IF Switch Matrix Model

Table 1.1 presents the contract specifications and the design goals of the POC IF Switch Matrix Model. In this table, the outline dimensions, weight and other mechanical characteristics of the POC model are presented. The DC power consumption and reliability are also estimated. The design approach emphasized minimum power, volume and weight.

ORIGINAL PAGE 13  
OF POOR QUALITY

TABLE 1.1

CONTRACT SPECIFICATIONS AND DESIGN GOALS OF THE  
PROPOSED 20 X 20 POC MODEL IF SWITCH MATRIX

PARAMETERS	CONTRACT REQUIREMENTS	DESIGN GOALS EXPECTED PERFORMANCE
Matrix Size	20 x 20	20 x 20 with 12 active inputs and 8 outputs
POC Connectivity	400 active crosspoints (Redundancy included)	
Reconfiguration Rate	2 microseconds	1 microsecond to 1 ms
Switching Time	10 nanoseconds	10 ns (10% to 90%)
IF Frequency	3 to 8 GHz (center)	3.5 to 6.00 GHz
IF Bandwidth	1000 MHz (min)	2500 MHz (goal) 1000 MHz (min)
Insertion Loss	18.0 dB (Max)	18.0 dB (Max)
Gain/Loss Ripple	1.0 dB per 1000 MHz	1.0 dB per 1000 MHz
Phase Linearity Variation	+/-5 degrees over BW	+/-5 degrees over BW
Isolation	40.0 dB (Min)	40.0 dB (min)
Input VSWR	1.5/1.0	1.5/1.0
Output VSWR	1.20/1.0	1.5/1.0
Input Signal Level	-30 dBm to -10 dBm	-30 dBm to -10 dBm
1-dB Compression Point	N/A	-10 dBm at the input
Max. Input Signal Level	+ 10 dBm	+ 10 dBm CW
Noise Level (below output level)	35 dB	35 dB
DC Input Power Total DC Input Power	N/A	40.0 watts

### 3.0 MAJOR TASKS AND PROGRAM ACCOMPLISHMENTS

#### 3.1 Task 1. IF Switch Matrix Design Using 1982 Technology

During Task 1, the basic design with tradeoff studies was completed for the microwave switch matrix. The technology assessment identified that the basic architecture consisting of a coupler cross-bar switch matrix was most suitable and could be implemented with present technology.

An analysis was performed and the basic coupler crossbar architecture, with redundancy, offered trade-off advantages between matrix size, functional performances, reliability, etc. The results of the Task 1 were summarized in the Interim Task 1 Report (Document WDL-TR8968) and in the Task 1 Final Report (Document NASA #1-5-F-1-T1). These reports served as the basis for the design of the 20 x 20 POC model.

The studies of the POC model defined the functional block diagrams for the switch matrix and distribution control unit, developed the methods of circuit integration, and selected the frequency band for minimum interferences with optimum functional performance and specifications.

The study revealed the following advantages of coupler crossbar matrix architecture:

- Planar structure with possible monolithic MIC in the future.
- Modular approach with simple manufacturing.
- Enhanced reliability due to:
  - Minimum active devices per crosspoint
  - Failure of a device resulted in, at the most, the loss of only one crosspoint
  - Redundancy is simpler to implement
- Good input/output match
- Input/output signal level independent on the switching path
- Broadcast mode of operation with no input matching degradation

A comparison coupler crossbar switch matrix functional capabilities are illustrated in Table 3.1.1.

Table 3.1.1

FUNCTIONAL CAPABILITIES OF MICROWAVE SWITCH MATRIX ARCHITECTURES					
Architecture	Fan-out/ Fan-In	Single-pole- Multiple-	Rearrange- able Switch	Coupler Crossbar	
Broadcast Mode	Yes	No	No	Yes	
Variable Time Assignment	Yes	Yes	No	Yes	
Mechanical	Cubic	Cubic	Planar	Planar	

The four matrix architecture concepts are illustrated in Figs. 3.1.1 through 3.1.4.

ORIGINAL PAGE IS  
OF POOR QUALITY




Fig. 3.1.1.1 POWER DIVIDER FAN-OUT/FAN-IN  
SWITCH MATRIX ARCHITECTURE CONCEPT

ORIGINAL PAGE IS  
OF POOR QUALITY




Fig. 3.1.2 SINGLE-POLE-MULTIPLE-THROW (SPMT)  
SWITCH MATRIX ARCHITECTURE CONCEPT

ORIGINAL PAGE 15  
OF POOR QUALITY





Fig. 3.1.3 REARRANGEABLE SWITCH MATRIX  
ARCHITECTURE CONCEPT

ORIGINAL PAGE IS  
OF POOR QUALITY.




Fig. 3.1.4.4 COUPLER CROSSBAR SWITCH MATRIX  
ARCHITECTURE CONCEPT



The application of the dual-gate GaAs FET as the switching device in the microwave switch matrix was selected due to the following advantages:

- Low insertion loss due to switching device gain.
- High isolation
- Low driver power
- High switching speed
- Suitability for monolithic integration

A major review of the Task 1 results was conducted at NASA/Lewis Cleveland on February 2, 1981. That presentation also included the large RF and baseband switch matrix concepts and the design approach for a 4 x 4 breadboard switch matrix using 1981 technology.

### 3.2 Task 2. Alternate Switch Matrix Design Using 1987 Technology

A large (100 x 100) switch matrix and a large (100 x 100) baseband switch matrix were analyzed based on the technology that was forecast to be available before 1987. It was projected that by using 1982 switch matrix architecture combined with the future technology of LSI/VLSI circuits and monolithic microwave integrated circuits (MMIC) already in advanced state of development, that a 100 x 100 switch matrix could be realized.

The results of the study were presented in the final Task 2 report (Document NASA 1-11-F1-T2) and were directed toward configurations which could include new device concepts for large matrices. The final design concept, presented in the report, included a description of switch architecture and controlling circuits, functional description,

reliability prediction and specifications, and identified these technologies that must be developed for a 100 x 100 or larger microwave or baseband matrix.

The final conclusions showed that an integrated version of a 100 x 100 microwave switch matrix with roughly equivalent characteristics as the 20 x 20 MSM could be developed using 1987 technology. The 100 x 100 switch matrix presents reduced weight, size and DC power consumption. The recommended matrix design consisted of one hundred 10 x 10 MMIC submodules. Such an integrated 100 x 100 switch matrix could weigh only 15 lb. A similar matrix built using 1982 technology would weigh a few hundred pounds. The volume of the integrated 100 x 100 switch matrix with 10000 crosspoints is 72 cubic inches in comparison with the 520 cubic inches of the 1982 design for a 20 x 20 switch matrix (with 400 crosspoints only).

### 3.3 Task 3. Breadboard Development of Critical Switch Technology

The intent of the Task 3 breadboard development effort was to devise solutions for critical technology items identified in Task 1. The main high speed circuits and modules for the switch matrix and the DCU were designed, tested and integrated into a 4 x 4 breadboard microwave switch matrix unit.

The 4 x 4 unit was fully populated with 16 crosspoints and was fabricated and tested at the Ford Aerospace and Communications Corporation and is presented in Figs. 3.3.1 and 3.3.2.

Fig. 3.3.1 shows the top view of the 4 x 4 breadboard matrix with 8 switch-driver modules. The bottom view presented in Fig. 3.3.2 shows

ORIGINAL PAGE IS  
OF POOR QUALITY




FIGURE 3.3.1 BREADBOARD SWITCH MATRIX TOP VIEW




FIGURE 3.3.2 BREADBOARD IF SWITCH MATRIX BOTTOM VIEW



the interdigitated couplers and 8 dual crosspoint modules.

The distribution control unit for the 4 x 4 breadboard unit is presented in Fig. 3.3.3. The fully operational 4 x 4 matrix was tested and the results are presented in Table 3.3.1. The experience gained during the integration of that system and the encouraging results obtained in testing the breadboard model was used as the basis for the design and development of the 20 x 20 POC model, which is a more complex switch matrix system with improved performance.

The results of the breadboard development effort were presented in the Task 3 Final Report NASA 2-4-F1-T3.

#### 3.4 Task 4. POC Model Planning and Specifications

A detailed development plan for the switch matrix along with specifications, was generated during the Task 4 study. The outputs of this task were presented at a minor review in which the following documents were reviewed and/or updated before starting the POC model design, fabrication, and testing:

1. Development Plan
2. Design and Performance Specifications
3. Interface Specifications
4. Top Level Proof-of-Concept Test Plan

#### 3.5 Task 5. POC Model Design, Test Plan and Test Equipment

The actual design of the POC model hardware, including the detailed POC test plan and special test equipment design, were performed during Task




FIGURE 3.3.3 DISTRIBUTION CONTROL UNIT FOR 4 x 4 MSM

ORIGINAL PAGE IS  
OF POOR QUALITY Table 3.3.1

#### 4 x 4 IF SWITCH MATRIX

#### BREADBOARD TEST DATA SUMMARY

<u>Matrix Size:</u>	4 x 4
<u>No. of Active Crosspoints:</u>	16
<u>Connectivity:</u>	Any input to any output and Broadcast Mode
<u>Reconfiguration Rate:</u>	1 us
<u>Switching Time</u>	ON: 50 ns (see Note) OFF: 12 ns
<u>Center Frequency:</u>	4.0 GHz
<u>Bandwidth @ 1 dB end points:</u>	> 750 MHz
<u>Insertion Loss/Gain "ON":</u>	Mean 3.92 dB Standard Deviation 0.66 dB
<u>Group Delay:</u> (3.5 to 4.5 GHz)	Mean 0.960 ns St. Dev. 0.340 ns
<u>Input VSWR</u>	"ON": Mean 1.26:1 St. Dev. 0.13 "OFF": Mean 1.24:1 St. Dev. 0.10
<u>Output VSWR:</u>	"ON" Mean 1.24:1 St. Dev. 0.11 "OFF" Mean 1.19:1 St. Dev. 0.11
<u>1-dB Compression Point:</u> (TYP)	Input: -2 dBm Output* -1 dBm
<u>Isolation:</u>	Mean 59.0 dB St. Dev. 3.7 dB
<u>DC Power Consumption:</u> (Switch matrix only)	2.9 Watts

Note: \*) Switching time less than 10 nsec is achieved with lower capacitance value at second gate of FET switch.

ORIGINAL PAGE IS  
OF POOR QUALITY

V. The fundamental design concept was based on the results and experience obtained during the 4 x 4 breadboard switch matrix integration and testing.


In a meeting held on November 18, 1981 at NASA/Lewis Research Center, test data were presented to demonstrate that the 20 x 20 POC model would be capable of meeting the specifications. Thermal and functional performance were analyzed and an outline and packaging concept for the 20 x 20 POC matrix were presented. The outline drawing of the 20 x 20 POC model is presented in Figure 3.5.1.

The installation of the feedthrus laterally on the module housing simplifies the assembly and integration of the switch matrix. The bandwidth goal for the POC model was increased from 1000 MHz (minimum, in the specification) to 2500 MHz, with only a minor compromise in terms of increased insertion loss and input/output VSWR. The design of the proof-of-concept model was the result of a careful technology assessment in which the microwave switching circuits and switch driver circuits had been individually breadboarded and tested.

The main switching circuit (referred to as the switch amplifier module) uses dual-gate GaAs FETs operating in a gain mode as the switching element. GaAs FETs have demonstrated the capability of high switching speed and excellent isolation in the "OFF" state. The switching speed of the matrix is mainly limited by the response of the associated switch-driver circuit; the switching speed of the GaAs FET is on the order of 0.1 ns.

The switch-driver circuit supplying the control voltage to the second





gate of the dual-gate GaAs FET was designed using bipolar transistors with rapid response time to minimize the effect of parasitic elements.

The block diagram presented in Fig. 3.5.2 shows the two main subsystems of the switch matrix, the microwave switch matrix and the distribution control unit.

The distribution control unit receives the commands for the specific ON/OFF states for all crosspoints of the matrix from an onboard computer designed with the capability of providing a maximum of 256 different states during a frame duration of 1 ms and with a minimum state duration as short as 1  $\mu$ s.

a. Microwave Switch Matrix

The switch matrix using the coupler crossbar architecture concept is presented in Fig. 3.5.3. This concept offers good isolation between crosspoints, low insertion loss, and good input and output matching characteristics. The choice of this architecture was based on advantages of system capabilities, electrical performances, packaging, and integration. The coupler crossbar switch matrix also offers special functional features regarding connectivity, reconfiguration, and a broadcast mode of operation. In the broadcast mode of operation any input signal can be switched to one or all outputs ports with no performance degradation. The circuits associated with each crosspoint of the matrix are:

- Input and output directional couplers
- Switch-amplifier module
- Switch-driver module

ORIGINAL PAGE IS  
OF POOR QUALITY

## IF SWITCH MATRIX SYSTEM




Fig. 3.5.2

ORIGINAL PAGE IS  
OF POOR QUALITY

## 20 X 20 IF SWITCH MATRIX USING COUPLER CROSSBAR ARCHITECTURE




Fig. 3.5.3



Directional couplers with different coupling coefficients are used to connect the input lines of the matrix with the crosspoint switch amplifier module of the matrix. The coupling coefficients are selected so that the RF power level available at the output port of the input couplers is constant regardless of crosspoint location. After switching and amplification, the RF signal is fed to the desired output port of the matrix through the output directional coupler. The coupling coefficients of the input/output directional couplers depend on the crosspoint location in the matrix, and are selected such that the insertion loss is constant and independent of the signal path. The insertion loss of the input and output couplers is partially compensated for by the gain in the switch-amplifier. The relation between the coupling coefficients,  $K_n$  and  $K_{n+1}$  of two adjacent couplers on the same row or column of the matrix is given by:


$$1/K_{n+1} = 1/(K_n + 1)$$

Assuming the coupling coefficient of the last coupler is  $1/3$ , the coupling coefficients of the next couplers will be  $1/4$ ,  $1/5$ , and so on, depending on the matrix size. The actual coupling coefficients of the input and output couplers must also account for losses along the microstrip transmission lines.

The design of the two-stage switch-amplifier circuit was based upon the characterization and evaluation of several dual-gate FETs. The circuit is conceptually shown in Figure 3.5.4. The FET device chosen for the microwave switch amplifier is the Raytheon RDX-832 DGFET in chip form. This device provides good electrical performance while providing ease of handling and assembly. From the measured S-parameter characteristics of

ORIGINAL PAGE IS  
OF POOR QUALITY

FIGURE 3.5.4  
**SWITCH AMPLIFIER MODULE**



the FET, the interstage matching circuit was designed for a double tuned frequency response in which the gain and gain flatness are optimized for a wide frequency band between 3.5 and 6.0 GHz. A stabilizing circuit was designed for each gate-1 bias circuit to ensure unconditionally stable operation and minimize low frequency gain. The input matching circuit was designed with the additional elements to improve the "ON" and "OFF" input matching performance. The entire circuit was analyzed and optimized using the microwave analysis program SUPERCOMPACT.

The switch-driver circuit is the interface circuit between the Dual-Gate GaAs FET switch-amplifier and the distribution control unit and provides the "ON" and "OFF" control voltages to the second gate of the dual-gate FET. The switch driver module concept is shown in Figure 3.5.5. When the control voltage is zero or slightly positive, the two-stage switch amplifier is "ON". When the control voltage is sufficiently negative (e.g., -5 volts), the switch amplifier is "OFF", and the desired high isolation levels are achieved for the corresponding signal path. The capability of the switch-driver circuit to provide fast rise-time turn-on and turn-off voltages to the second gate of the Dual-Gate GaAs FET is governed by the switch-driver transistor switching speed. Low power consumption in the "ON" and "OFF" state was a requirement for the switching circuits.

Each switch driver module is associated with a pair of adjacent crosspoints of the matrix. The module contains a dual switch-driver stage using high-speed bipolar transistors controlled through a dual flip-flop integrated circuit. The actual switching is controlled by the control signal from the distribution control unit and triggered by the

ORIGINAL PAGE IS  
OF POOR QUALITY

## SWITCH DRIVER MODULE




FIGURE 3.5.5



data transfer pulse, supplied also by the DCU. The data transfer pulse determines when the change of the matrix configuration is initiated.

The characteristics of the switch-driver circuit are summarized as follows:

- High-speed switching using bipolar transistors
- ON/OFF controlled by a high-speed flip-flop integrated circuit and the system data transfer pulse
- Low power consumption during the "OFF" state
- Control voltages +0.2 volts for "ON" and -5.2 volts for "OFF" states
- Modular thick-film package for two switch-drivers associated with two adjacent crosspoints


b. The Distribution Control Unit (DCU)

The DCU was designed to control a 22 x 22 microwave switch matrix consisting of 484 crosspoints. The control is exercised thru a preprogrammed memory. Sequential readout of memory contents determines a sequence of up to 256 switching configurations connecting 20 input ports to 20 output ports. Two additional inputs and outputs are provided for redundant paths in case of crosspoint switching circuit failures. The sequence of up to 256 states is repeated over a time interval called a frame.

A block diagram of the DCU is shown in Fig. 3.5.6. It consists of the following functional blocks:

1. Oscillator and Countdown Chain

# DISTRIBUTION CONTROL UNIT



ORIGINAL PAGE IS  
OF POOR QUALITY

FIGURE 3.5.6

2. Frame Sync Generator
3. Memory
4. Memory Address Counter
5. State Duration Counter
6. Sequential Pulse Generator
7. 22 Decoders

The countdown chain starts with a 4 MHz oscillator and provides the following frequencies: 4 MHz for the sequential pulse generator, 2 MHz for the state duration counter, 1 MHz and 1 kHz for the frame sync generator and any other timing required by the circuit.

The frame sync generator provides a pulse at 1 kHz repetition rate and 1  $\mu$ s wide. The frame period for the DCU is 1 ms. The minimum duration of a switching configuration, otherwise called a switching state, is 1  $\mu$ s ( $T_2 = 1/f$  where  $f = 1$  MHz).

The memory required to operate the matrix is a random access memory (RAM), 124 bits wide and 256 words deep. It consists of 31 54C920 ICs in a 256 x 4 configuration. It requires eight address lines. Of the 124 bits available, 110 bits are used for matrix configuration, 11 bits are used to define the duration of each switching state and 3 bits are spares.

The memory is pre-programmed by a specially designed programming circuit as part of the special test equipment.

The memory address counter is an eight bit up-counter and supplies the eight address lines to the memory and it is cleared by the frame sync pulse. It is advanced by a pulse generated at the termination of each

ORIGINAL PAGE IS  
OF POOR QUALITY

switching state and goes through all possible 256 states if the sum of all switching state durations add up to 1 ms or less. Otherwise, the frame sync will clear the counter before all states are reached.

The state duration counter is an 11 stage up-counter that determines the duration of a state. It is preloaded at the termination of each switching state by an 11 bit number from memory. When preloaded with a number N, it takes  $2048-N$  clocks for the counter to reach overflow (all ones state). Since the clock frequency advancing this counter is 2 MHz, the duration of a state is  $(2048-N)/2$  microseconds, where N is the preloaded state duration.

The sequential pulse generator supplies a series of pulses referenced in time to an input. Each pulse follows the other in intervals of n input clock periods of 250 ns. Each pulse is also 250 ns wide. The pulses are used to advance the memory address counter and to transfer data from memory to switch drivers.

The reference inputs to the pulse generator are the frame sync pulse or the overflow pulse from the state duration counter.

Each of the 22 decoders in the DCU controls one of the 22 columns of the matrix. Each decoder requires five bits from memory and provides 22 output bits. Only one output bit can be in the "ON" state since only one crosspoint in each column can be "ON" at any time. These output voltages are applied to the corresponding inputs of the flip-flop in the switch-driver module, i.e., one output for each crosspoint. A data transfer pulse from the sequential pulse generator transfers the data from the decoders to the storage elements of the switch drivers in the

switch matrix.

Dynamic operation starts after the desired program has been loaded into the RAM. A change in matrix configuration is initiated by the frame sync pulse. The beginning of a frame occurs at the leading edge of frame sync pulse, which sets the address counter to zero. The duration of a switching state is measured in the number of clock periods advancing the state duration counter (2 MHz). The minimum duration is two clock periods or 1  $\mu$ s; the maximum duration is the frame period or 1 ms.

A program stored in the memory gives an invariable sequence of configurations repeated every frame. To change the sequence, the memory has to be reprogrammed.

#### PACKAGING AND MECHANICAL DESIGN APPROACH

The major emphasis in the mechanical package design was to develop a unit that would minimize size, would require minimal assembly time and could easily be tuned and tested. The package consisted of two chassis mounted one on top of the other. The chassis contained two submatrices: a 22 x 12 and a 22 x 10, which formed the final 20 x 20 basic matrix plus two additional input rows and two output columns needed for redundancy (final size 22 x 22). The POC model outline dimensions are shown in Figure 3.5.1 and dimensions and weight are given in Table 3.5.1.

Each set of two crosspoints within the matrix consisted of a thin-film switch-amplifier module and a thick film switch-driver module. The input couplers and the switch-driver module were installed on one side of the chassis. The switch-amplifier modules and the output coupler substrates were installed on the opposite side. The interconnection



TABLE 3.5.1

POC MODEL MECHANICAL CHARACTERISTICS

MECHANICAL CHARACTERISTICS

SIZE: See Outline Drawing Figure 3.5.1

IF SWITCH MATRIX: 18-3/4" x 19" x 3-1/4"

DISTRIBUTION CONTROL UNIT: 17" x 17" x 3-1/4"  
(including DCU Programmer)

WEIGHT

IF SWITCH MATRIX:

Top Chassis (48 Crosspoints):	4385 grams (9 Lbs, 11 oz.)
Bottom Chassis (28 Crosspoints):	4300 grams (9 Lbs, 8 oz.)
Total Weight (including base and covers) :	19335 grams (42 Lbs, 10 oz.)

DISTRIBUTION CONTROL UNIT: 4900 grams (10 Lbs, 13 oz.)

Interconnect Cables and Connectors: 1,910 grams (4 Lbs, 3 oz.)

between the switch-amplifier/output coupler on one side and the switch-driver/input coupler on the opposite side of the chassis were made using glass-metal feedthrus. The mechanical design and layout were the key elements that minimized the parasitic elements affecting overall switching performances and controlled the size and system weight.

The distribution control unit was packaged in a separate unit and was connected to the switch matrix through a set of six 100 wire cables (terminated with multipin miniature connectors) and two coaxial cables (for data transfer pulses).

### 3.6 Task 6. Fabrication of POC Model and Special Equipment

In accordance with the design and specifications presented in the major design review meeting, a POC model was fabricated. Thirty-eight switch amplifier modules consisting of 76 crosspoints located as shown in Figure 3.6.1 were installed with active switching and driver circuits. All input/output couplers required for 14 input rows and 10 output columns of the matrix were installed. As equipped, the fabricated model was able to provide complete information on the performances of a 20 x 20 switch matrix. No serious problems arose during the fabrication of the POC model, but it was realized that the mechanical integration of a large matrix requires serious effort and dedication. Manufacturing and interim acceptance tests of individual modules and components were also performed during the POC model fabrication. Special tools and alignment fixtures were used in the attachment of input/output couplers to the machined aluminum chassis using silver epoxy.

The fabrication of the distribution control unit with its built-in

ORIGINAL PAGE IS  
OF POOR QUALITY

# CROSSPOINT LOCATION DIAGRAM




FIGURE 3.6.1 CROSSPOINT LOCATIONS



programmer was completed as designed with no major difficulties or design changes.

The final switch matrix system, consisting of the switch matrix with the interconnected distribution control unit, is presented in Fig. 3.6.2. A detail of the switch matrix with a view of the dual switch amplifier modules installed in the top tray is presented in Fig. 3.6.3. Fig. 3.6.4 shows a close-up view of the top matrix chassis.

Figs. 3.6.5 and 3.6.6 show the dual, thin film switch amplifier module and the dual, thick film switch driver module associated with each set of two crosspoints of the crossbar switch matrix. Fig. 3.6.7 shows the fully operational distribution control unit for a 20 x 20 switch matrix.

The POC switch matrix and the distribution control unit was hand carried and delivered to NASA/Lewis Research Center on December 14, 1982. At the final review held at NASA/Lewis Research Center on December 15, 1982, the fabricated and tested POC model was presented and its proper operation demonstrated.

### 3.7 Task 7. POC Model Testing and Analysis

The testing of the POC model which included functional and thermal-vacuum tests, were conducted at Ford Aerospace and Communications Corporation in accordance with the developed test plans and procedures. The primary operating performance tests were conducted in the presence of Mr. E. W. Spisz, NASA Program Manager, starting November 1, 1983. All test data, results, and Data Analysis have been compiled in a comprehensive Task VII report including test details, plots, test set-ups, and performance statistical analysis.




FIGURE 3.6.2 20 x 20 MICROWAVE SWITCH MATRIX SYSTEM  
(PROOF-OF-CONCEPT MODEL)

ORIGINAL PAGE IS  
OF POOR QUALITY



Fig. 3.6.3 20 x 20 MICROWAVE SWITCH MATRIX  
TOP VIEW






Fig. 3.6.4 20 x 20 MICROWAVE SWITCH MATRIX  
(DETAIL)




FIGURE 3.6.5 DUAL THIN-FILM SWITCH-AMPLIFIER MODULE



ORIGINAL PAGE IS  
OF POOR QUALITY




FIGURE 3.6.6 DUAL THICK-FILM SWITCH-DRIVER MODULE




Fig. 3.6.7 DISTRIBUTION CONTROL UNIT FOR  
20 x 20 MICROWAVE SWITCH MATRIX

Specifications versus performances of the POC model are presented in Table 3.7.1. Fig. 3.7.1a and 3.7.1b show typical bandpass characteristics of the POC model. A slightly higher insertion loss of the POC model (20 dB instead of 18 dB) is due to higher losses in the matrix couplers. This discrepancy is due to minor manufacturing problems encountered during the installation of couplers to the chassis using silver epoxy. In the future, the installation of couplers will be on a gold plated rather than aluminum chassis.

The POC model has been thoroughly tested and the outstanding results demonstrate that a switch matrix could be developed for a NASA advanced SS-TDMA communication satellite system. A remarkable feature of the POC model is the 2.5 GHz bandwidth of the switch matrix. This will provide for an increased communication capacity for communication systems.

The final testing of the microwave switch matrix, including the distribution control unit demonstrated that the performance characteristics met the requirements for a SD-TDMA communication system. Automatic and semi-automatic test setups have been used wherever possible to reduce the final testing time and increase the accuracy of the measurements. Power consumption of the POC model is summarized in Table 3.7.2.

The distribution control unit provided the system with very accurate and flexible switching capabilities. During the 1 msec frame time, 256 states (switch matrix configurations) are possible. The selection of a state duration of 1 ms or longer will establish a non-switching or static mode of operation. State durations 1 us or longer (in increments of 1 us) are possible.



## SPECIFICATION VS PERFORMANCE

PARAMETER	SPECIFICATION	PERFORMANCE
MATRIX SIZE CONNECTIVITY	20 x 20 76 ACTIVE X-POINTS	20 x 20 76 12 ACTIVE INPUTS 8 ACTIVE OUTPUTS
FRAME DURATION	1 ms	1 ms
NUMBER OF STATES PER FRAME	N/A	256
RECONFIGURATION RATE	2 $\mu$ s	1 $\mu$ s
SWITCHING SPEED	10 ns	5 ns
IF FREQUENCY	3.5 TO 6.00 GHz	3.5 TO 6.0 GHz
IF BANDWIDTH	2.5 GHz	2.5 GHz
INSERTION LOSS	18 dB	20 dB
GAIN/INSERTION LOSS RIPPLE	1.0 dB PER 1 GHz	< 1 dB PER 1 GHz
PHASE LINEARITY	$\pm$ 5 DEGREES	$\pm$ 5 DEGREES
ISOLATION	40 dB	> 45 dB
INPUT VSWR	1.5:1	< 1.5:1
OUTPUT VSWR	1.5:1	1.5:1
INPUT SIGNAL LEVEL	-30 dBm $\rightarrow$ -10 dBm	-15 dBm $\rightarrow$ +10 dBm
1 dB COMPRESSION POINT	N/A	+16 dBm
MAX INPUT SIGNAL	+10.0 dBm	> +16 dBm
NOISE LEVEL (BELOW OUTPUT LEVEL)	35 dB	> 50 dB AT -5 dBm INPUT
	N/A	18.75" x 19" x 3.25"
	N/A	17" x 17" x 3.25"
CONSUMPTION (76 CROSSPOINTS)	N/A	5.7 WATTS
	N/A	6.25 WATTS
WEIGHT (76 CROSSPOINTS)	N/A	8.685 kg (19 lb, 3 oz)
	N/A	4.900 kg (10 lb, 13 oz)


 Ford Aerospace &  
Communications Corporation

Table 3.7.1


11-3-82

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#45 IN-11 OUT-13

FREQ-MHZ	ISOL-DB MERS 1	VSUR MERS 2	RTN LOSS MERS 2	LOSS-DB MERS 2	SWRSE MERS 2	SP DELAY MERS 2
2500.000	82.81	1.13	24.44	32.64	-77.43	.51
2750.000	69.44	1.02	40.13	42.98	-65.07	.51
3000.000	81.39	1.35	16.50	33.08	-171.91	1.26
3250.000	88.62	1.16	22.41	23.52	-60.59	1.50
3500.000	75.15	1.27	18.05	18.88	-81.57	2.28
3550.000	74.63	1.25	18.05	18.49	-177.56	5.55
3600.000	86.10	1.58	23.29	17.03	-84.10	5.55
3700.000	74.72	1.60	12.66	16.61	-24.10	5.55
3750.000	91.46	1.22	20.20	17.32	-124.96	5.55
3800.000	62.22	1.15	23.30	18.06	-136.55	5.55
3850.000	84.60	1.21	20.54	18.37	-37.72	5.55
3900.000	76.09	1.26	18.81	19.71	-51.77	5.55
3950.000	70.92	1.09	27.42	20.57	-108.28	5.55
4000.000	73.57	1.11	25.63	20.55	-111.58	5.55
4050.000	65.72	1.24	19.55	20.32	-21.55	5.55
4100.000	76.21	1.06	30.19	20.84	-63.62	5.55
4150.000	72.92	1.36	16.02	21.46	-100.77	5.55
4200.000	74.57	1.27	18.51	21.21	-114.5	5.55
4300.000	73.06	1.16	22.49	21.14	-175.66	5.55
4350.000	78.45	1.07	25.75	20.97	-170.62	5.55
4400.000	62.07	1.40	15.51	20.51	-95.37	5.55
4450.000	66.62	1.52	13.75	20.55	-88.15	5.55
4500.000	66.25	1.24	19.25	19.57	-178.71	5.55
4550.000	68.05	1.21	20.27	20.33	-62.59	5.55
4600.000	69.56	1.50	13.58	20.55	-16.03	5.55
4650.000	75.42	1.42	15.20	20.23	-101.01	5.55
4700.000	66.49	1.40	16.40	19.44	-167.43	5.55
4750.000	73.31	1.25	16.40	19.57	-25.55	5.55
4800.000	76.24	1.35	18.05	19.93	-67.55	5.55
4850.000	68.39	1.13	24.30	20.37	-117.55	5.55
4900.000	64.81	1.74	13.10	20.60	-148.77	5.55
4950.000	67.29	1.40	11.55	19.55	-63.59	5.55
5000.000	72.00	1.40	15.65	18.96	-37.91	5.55
5050.000	69.15	1.53	13.63	15.95	-137.91	5.55
5100.000	68.65	1.47	14.47	19.95	-134.46	5.55
5150.000	65.00	1.59	12.84	20.40	-132.47	5.55
5200.000	70.45	1.46	14.31	20.57	-122.47	5.55
5250.000	68.71	1.54	14.56	20.57	-142.07	5.55
5300.000	82.26	1.50	13.59	19.37	-127.56	5.55
5350.000	72.51	1.55	12.27	19.72	-63.59	5.55
5400.000	72.46	1.55	12.40	19.40	-160.31	5.55
5450.000	81.45	1.31	17.40	19.76	-65.76	5.55
5500.000	72.70	1.41	15.42	20.50	-127.56	5.55
5550.000	65.00	1.05	21.91	20.95	-60.93	5.55
5600.000	76.25	1.24	17.00	20.35	-137.56	5.55
5650.000	59.50	1.54	13.71	15.82	-137.56	5.55
5700.000	70.40	1.37	10.74	15.82	-137.56	5.55
5750.000	72.53	1.36	10.67	15.82	-137.56	5.55
5800.000	91.44	1.27	15.15	20.41	-137.56	5.55
5850.000	70.00	1.33	10.67	15.82	-137.56	5.55
5900.000	71.04	1.33	10.67	15.82	-137.56	5.55
5950.000	90.05	1.24	12.15	15.82	-137.56	5.55
6000.000	60.00	1.33	10.67	15.82	-137.56	5.55
6050.000	90.05	1.33	10.67	15.82	-137.56	5.55
6100.000	60.00	1.33	10.67	15.82	-137.56	5.55
6150.000	90.05	1.33	10.67	15.82	-137.56	5.55
6200.000	60.00	1.33	10.67	15.82	-137.56	5.55
6250.000	90.05	1.33	10.67	15.82	-137.56	5.55
6300.000	60.00	1.33	10.67	15.82	-137.56	5.55
6350.000	90.05	1.33	10.67	15.82	-137.56	5.55
6400.000	60.00	1.33	10.67	15.82	-137.56	5.55
6450.000	90.05	1.33	10.67	15.82	-137.56	5.55
6500.000	60.00	1.33	10.67	15.82	-137.56	5.55
6550.000	90.05	1.33	10.67	15.82	-137.56	5.55
6600.000	60.00	1.33	10.67	15.82	-137.56	5.55
6650.000	90.05	1.33	10.67	15.82	-137.56	5.55
6700.000	60.00	1.33	10.67	15.82	-137.56	5.55
6750.000	90.05	1.33	10.67	15.82	-137.56	5.55
6800.000	60.00	1.33	10.67	15.82	-137.56	5.55
6850.000	90.05	1.33	10.67	15.82	-137.56	5.55
6900.000	60.00	1.33	10.67	15.82	-137.56	5.55
6950.000	90.05	1.33	10.67	15.82	-137.56	5.55
7000.000	60.00	1.33	10.67	15.82	-137.56	5.55
7050.000	90.05	1.33	10.67	15.82	-137.56	5.55
7100.000	60.00	1.33	10.67	15.82	-137.56	5.55
7150.000	90.05	1.33	10.67	15.82	-137.56	5.55
7200.000	60.00	1.33	10.67	15.82	-137.56	5.55
7250.000	90.05	1.33	10.67	15.82	-137.56	5.55
7300.000	60.00	1.33	10.67	15.82	-137.56	5.55
7350.000	90.05	1.33	10.67	15.82	-137.56	5.55
7400.000	60.00	1.33	10.67	15.82	-137.56	5.55
7450.000	90.05	1.33	10.67	15.82	-137.56	5.55
7500.000	60.00	1.33	10.67	15.82	-137.56	5.55

FIGURE 3.7.1a

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#45 IN-11 OUT-13



# SWITCH MATRIX TRAY TEST

CROSSPOINT: #45

DATE: 11-4-82

TIME: 10:48 AM

VPOS=5.0 V VNEG=-5.190 V

F=4.75GHZ INEG= 200.0 mA

OPERATOR: A. ANDERSON




FIGURE 3.7.1b

TABLE 3.7.2

POWER CONSUMPTION (SUMMARY)

SWITCH MATRIX (78 crosspoints, fully operational, 8 crosspoints "ON", static mode, average)		4.58 watts @ +5.0 V
		<u>1.09 watts @ -5.2 V</u>
TOTAL		5.67 watts
DISTRIBUTION CONTROL UNIT		6.00 watts @ +5 V
		<u>0.26 watts @ -5 V</u>
TOTAL		6.26 watts
TOTAL CONSUMPTION		11.77 watts

SWITCH MATRIX:

a. All crosspoints "OFF"

Top Chassis*	285 mA @ +5.0 Vdc
	87 mA @ -5.2 Vdc
Bottom Chassis**	91 mA @ +5.0 Vdc
	<u>67 mA @ -5.2 Vdc</u>
Total	375 mA @ +5.0 Vdc
	154 mA @ -5.2 Vdc

b. Fully Operational Matrix\*\*\*

Top Chassis (5 X-Points):	600 mA @ +5.0 Vdc
	123 mA @ -5.0 Vdc
Bottom Chassis (3 X-Points):	315 mA @ +5.0 Vdc
	87 mA @ -5.2 Vdc
Top and Bottom Chassis: (Total)	915 mA @ +5.0 Vdc
	210 mA @ -5.2 Vdc

DISTRIBUTION CONTROL UNIT

a. DC Current:	1200 mA @ +5.0 Vdc
	50 mA @ -5.2 Vdc

- \* 48 active crosspoints plus dual redundant amplifier module (see Note 1)
  - \*\* 28 active crosspoints
  - \*\*\* 12 inputs, 8 outputs, no redundant paths  
(average current consumption for 8 crosspoints "ON", static mode)
- Note 1: The consumption of the dual redundant amplifier module  
is: 120 mA @ +5.0 Vdc  
1.8 mA @ -5.2 Vdc



Fig. 3.7.2(a) presents a typical RF output signal for state duration of 1  $\mu$ s. Figs. 3.7.2(b) and 3.7.2(c) show details of the switching state and demonstrate turn-on and turn-off switching speeds which are less than 5 ns.

The transition from one state configuration to another could be performed in approximately 10 ns and it is affected by an additional delay introduced by the signal propagation time along the microstrip transmission lines of the matrix.

This additional delay depends on the location of the crosspoint within the matrix layout and could be compensated for by delaying the data transfer pulse which triggers the switches associated with each crosspoint. Fig. 3.7.3 presents the switching time for two adjacent crosspoints on the same output port of the matrix. This figure presents the signal at the output port #22 when the signal from the input port #21 is switched off by crosspoint #65 and simultaneously the input signal from port #22 is turned on by crosspoint #66.

Fig. 3.7.4 shows the output signal for switching states of 4  $\mu$ s and 10  $\mu$ s. Fig. 3.7.5 shows the output signal for longer state durations in the broadcast mode of operation. Other switching features of the matrix have been tested for different state durations. They include the broadcast mode of operation and the redundant mode of operation.

A statistical summary of insertion loss, isolation and input VSWR for the 66 active crosspoints of the matrix is presented in Tables 3.7.3.

ORIGINAL PAGE IS  
OF POOR QUALITY

(a) STATE DURATION  
1  $\mu$ s "ON"  
4  $\mu$ s "OFF"

(b) DETAIL  
TURN-ON  
TIME

(c) DETAIL  
TURN-OFF  
TIME

TYPICAL OUTPUT SIGNAL  
SHOWING SWITCHING DURATIONS  
OF LESS THAN 5 ns




FIGURE 3.7.2a




FIGURE 3.7.2b





FIGURE 3.7.2c


11/11/1982



ORIGINAL PAGE IS  
OF POOR QUALITY

X-POINT #65 SWITCHED "OFF"  
X-POINT #66 SWITCHED "ON"

11/11/1982




X-POINT #66 SWITCHED "OFF"  
X-POINT #65 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT

FIG. 3.7.3



ORIGINAL PAGE IS  
OF POOR QUALITY



STATE DURATIONS

ON: 4 μs

OFF: 1 μs

ON: 10 μs

OFF: 10 μs

Fig. 3.7.4 OUTPUT SIGNAL AT PORT #13 FOR SWITCH  
DURATIONS OF 4 MICROSECONDS AND 10 MICROSECONDS.  
INPUT PORT #7 (Crosspoint #43) and  
INPUT PORT #8 (Crosspoint #44)




Fig. 3.7.5 OUTPUT SIGNAL AT PORT #17 FOR SWITCH  
DURATIONS OF 50 MICROSECONDS AND 100 MICROSECONDS.  
(BROADCAST MODE INPUT PORTS  
NUMBERS 17, 18, 21, 22)

ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.7.3

AUTOMATIC NETWORK ANALYSER TEST SUMMARY

(4 GHz to 6 GHz)

X-Point #	Isolation (dB)			VSWR			Insertion Loss (dB)			
	-	S	S <sup>2</sup>	X	-	S	S <sup>2</sup>	X	S	S <sup>2</sup>
	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>	
1	77.15	8.28	68.62	1.43	0.26	0.07	20.25	1.62	2.63	
2	81.30	5.45	29.75	1.43	0.23	0.05	21.98	1.06	1.12	
3	76.94	5.94	35.33	1.37	0.23	0.05	21.42	0.98	0.96	
4	77.72	7.75	60.01	1.61	0.41	0.17	21.23	1.18	1.39	
5	77.37	5.81	33.74	1.27	0.19	0.04	21.95	0.95	0.91	
6	76.39	4.52	20.43	1.52	0.41	0.17	20.54	2.20	4.85	
7	74.23	5.51	30.41	1.43	0.27	0.07	21.42	0.75	0.56	
8	76.63	5.35	28.67	1.85	0.70	0.49	21.14	0.89	0.79	
9	74.01	6.04	36.50	1.51	0.35	0.12	19.22	0.88	0.77	
10	74.54	5.37	28.79	1.46	0.33	0.11	22.90	0.74	0.55	
11	71.63	4.69	22.01	1.44	0.26	0.07	19.53	0.82	0.68	
12	73.24	5.07	25.66	1.59	0.40	0.16	20.05	0.98	0.97	
13	76.32	5.41	29.25	1.43	0.27	0.07	22.47	0.85	0.73	
14	78.37	6.67	44.44	1.42	0.23	0.05	22.57	1.05	1.10	
15	77.39	6.57	43.16	1.37	0.23	0.05	22.43	1.16	1.35	
16	76.42	6.69	44.80	1.61	0.41	0.17	22.79	0.74	0.54	
17	76.66	6.96	48.40	1.27	0.19	0.04	19.46	0.93	0.87	
18	77.96	6.19	38.29	1.53	0.42	0.17	22.11	0.78	0.62	
19	75.24	6.37	40.61	1.43	0.27	0.07	20.07	0.84	0.71	
20	75.86	5.22	27.30	1.43	0.23	0.05	20.88	1.10	1.22	

ORIGINAL PAGE IS  
OF POOR QUALITY

X- Point #	Isolation			VSWR			Loss		
	-	S	S <sup>2</sup>	-	S	S <sup>2</sup>	-	S	S <sup>2</sup>
	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>
21	74.24	5.45	29.69	1.37	0.23	0.05	21.65	0.85	0.72
22	72.18	7.03	49.37	1.61	0.41	0.17	23.02	0.94	0.89
23	69.03	4.88	23.79	1.27	0.19	0.04	19.63	1.91	3.66
24	71.83	3.87	15.01	1.52	0.42	0.17	23.52	1.08	1.17
25	76.34	8.14	66.19	1.43	0.26	0.07	20.01	0.90	0.81
26	77.23	6.04	36.44	1.43	0.23	0.05	20.12	3.31	10.94
27	77.66	7.46	55.69	1.37	0.23	0.05	19.97	1.19	1.41
28	75.86	5.31	28.18	1.61	0.41	0.17	21.59	1.47	2.16
29	76.78	5.62	31.54	1.27	0.19	0.04	22.14	0.83	0.69
30	78.29	5.03	25.29	1.53	0.42	0.17	19.21	1.11	1.24
31	75.80	6.38	40.74	1.43	0.27	0.07	21.21	1.34	1.81
32	77.74	6.18	38.21	1.42	0.22	0.05	22.39	1.22	1.50
33	75.71	6.07	36.81	1.36	0.22	0.05	20.86	1.34	1.79
34	76.62	5.36	28.72	1.61	0.41	0.17	19.43	1.89	3.56
35	78.42	7.46	55.69	1.27	0.19	0.04	19.90	1.51	2.29
36	77.75	5.78	33.42	1.53	0.42	0.17	20.24	1.42	2.02
37	74.02	5.37	28.86	1.43	0.27	0.08	21.84	1.39	1.92
38	75.20	6.17	38.13	1.84	0.68	0.47	20.09	1.28	1.65
39	71.52	5.11	26.13	1.51	0.36	0.13	19.07	0.92	0.85
40	71.70	4.66	21.74	1.46	0.33	0.11	18.91	0.77	0.60

ORIGINAL PAGE IS  
OF POOR QUALITY

X- Point #	Isolation			VSWR			Loss		
	$\bar{X}$	S	$S^2$	$\bar{X}$	S	$S^2$	$\bar{X}$	S	$S^2$
41	69.26	3.57	12.78	1.44	0.27	0.07	18.07	0.79	0.62
42									
43	72.99	5.73	32.81	1.26	0.19	0.04	19.36	0.91	0.84
44	71.50	5.65	31.87	1.52	0.41	0.17	19.75	0.99	0.98
45	72.94	5.04	25.39	1.43	0.27	0.08	20.27	0.59	0.35
46	71.79	3.98	15.85	1.84	0.69	0.48	18.28	1.00	1.00
47	71.46	8.34	69.49	1.51	0.35	0.12	18.86	0.92	0.85
48	73.23	5.62	31.59	1.46	0.33	0.11	19.40	3.14	9.84
49	67.53	3.86	14.88	1.44	0.26	0.07	19.85	0.81	0.66
50	70.52	5.12	26.22	1.58	0.40	0.16	19.02	1.20	1.44
51	72.88	8.41	70.68	1.26	0.19	0.04	19.87	1.01	1.02
52	73.80	4.38	19.16	1.52	0.41	0.17	20.91	0.78	0.60
53	73.50	5.54	30.69	1.43	0.27	0.07	19.70	0.81	0.66
54	72.29	3.84	14.74	1.84	0.69	0.47	19.36	1.05	1.10
55	71.59	6.64	44.14	1.51	0.35	0.12	18.74	0.91	0.82
56	73.56	6.72	45.22	1.46	0.33	0.11	22.76	1.04	1.07
57	70.11	5.94	35.32	1.44	0.26	0.07	27.58	0.86	0.74
58	72.74	5.88	34.58	1.59	0.40	0.16	19.65	0.89	0.79
59	73.70	7.02	49.21	1.26	0.19	0.04	19.37	1.56	2.43
60	70.81	9.25	85.58	1.52	0.41	0.17	19.70	0.91	0.83



X- Point #	Isolation			VSWR			Loss		
	-	S	S <sup>2</sup>	-	S	S <sup>2</sup>	-	S	S <sup>2</sup>
	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>
61	75.51	5.79	33.58	1.43	0.27	0.07	19.84	1.26	1.58
62	70.12	7.79	60.72	1.84	0.69	0.48	19.49	1.49	2.22
63	70.61	6.92	47.95	1.49	0.32	0.10	19.26	1.63	2.67
64	71.71	8.53	72.83	1.46	0.32	0.11	20.58	1.33	1.77
65	75.61	6.80	46.19	1.44	0.26	0.07	20.31	1.10	1.21
66	69.49	7.10	50.47	1.58	0.40	0.16	20.31	1.20	1.44

### 3.8 Task 8. Reliability Projections

Analysis and test plans to determine the reliability and life expectancy of a flight model were developed for the POC model and presented in the Task 8 Report. The qualification testing schedule for the RDX832 Dual-gate GaAs FET was included.

During the matrix development, the reliability analysis was updated to reflect circuit changes and to include recommended design modifications for flight hardware. The results are considered to be pessimistic since the matrix modeling is conservative. An exact mathematical model becomes very complex for a large matrix and was considered not to be cost effective at this time. The probability that a "fail-OFF" crosspoints occurs in 20 x 20 matrix for 10 years is 0.956026. The probability that a "fail-ON" crosspoint occurs in a 20 x 20 matrix for 10 years was estimated at 0.955060 for a flight model (MSM only). DCU reliability estimates are dependent on the type of memory devices which can be used for flight applications. The Failure Modes and Effects

Analysis have been completed and the results summarized in the Task 8 Report.

Reliability analysis was also performed for smaller size matrices including the 8 x 8 matrix included in the development plan for a Flight demonstration switch matrix system, Task 12.

### 3.9 Task 9. Product Assurance

A product assurance program was implemented in all development and fabrication phases for the breadboard and POC models. It included the final integration and the individual component module fabrication and testing. The quality assurance program was successful in insuring the integrity of the Proof-of-Concept model.

### 3.10 Task 10. Work Plan

The work plans identifying detailed subtasks required to accomplish all tasks were generated and updated during the development and fabrication of the switch matrix system.

### 3.11 Task 11. Reporting

Monthly technical reports on the performance analysis, financial status, task completion and problems were prepared between July 1980 and December 1982.

3.12     Task 12. Requirements Document and Development Plan for Flight Hardware.

A preliminary development plan for a flight demonstration switch matrix system has been conceived. It provided for one 8 x 8 engineering model switch matrix and three identical 8 x 8 switch matrix systems. It provided enough redundancy to achieve 0.97 probability of success for ten years of space operation. The tasks and cost breakdown structures have been included for a development and fabrication program scheduled for 28 months from commencement date.

An amended Task 12 was also completed in order to assist NASA in deriving overall spacecraft-system cost estimates earlier than previously anticipated. The task included final requirements document and development plan for flight hardware and the final development and test plan for flight hardware.



#### 4. CONCLUSIONS AND RECOMMENDATIONS

The microwave switch matrix development program was concluded with the design, fabrication, and testing of a proof-of-concept (POC) 20 x 20 switch matrix model. This was the result of a two-year effort started with system architecture concept analysis, a study on the available present and future technology and continued with the development of the high speed switching circuit implemented in a 4 x 4 breadboard switch matrix.

This breadboard and the larger 20 x 20 POC switch matrix system proved with the present technology, the requirements for an advanced SS-TDMA communication system could be met or exceeded. The POC model demonstrated 15 ns switching speed, a 2.5 GHz bandwidth, and an outstanding routing capability. The POC model is considered to be ready for a flight demonstration program.

Larger switch matrices combining LSI/VLSI monolithic gallium-arsenide analog and digital circuits could be developed for 1987 technology. Integrated modules will be used as building blocks of the large matrix system. The performances should be comparable with the results obtained in the testing of the POC model.

Switching functions could be successfully combined on a single chip in the form of monolithic microwave circuit (MMIC) in which gallium-arsenide is not only the semi-insulating substrate but also can serve as the dielectric for microstrip or coplanar transmission lines.

The recommendations for future development efforts include:

- Qualification testing of the POC model
- Combine driver-and switch-amplifier modules into a single module to further improve the switching speed to less than 1 ns.
- Develop microwave switching techniques for frequencies to 20 GHz to simplify the 30/20 transponder design by eliminating the need for an IF frequency.
- Develop a monolithic crosspoint module for large microwave switch matrix systems (larger than  $20 \times 20$ ).

The primary results which were drawn from the design and testing of the POC model are presented in the following paragraphs.

#### IF FREQUENCY

The IF frequency band was chosen to be 3.5 to 6.0 GHz with a center frequency of 4.75 GHz. This determination was made after an extensive analysis of the worst receive and transmit in-band spurious for an RF input frequency between 27.5 GHz and 30.0 GHz and for an output frequency between 17.7 GHz and 20.2 GHz. The results of this analysis are detailed in the Task 1 report, Sec 2.3.

#### ABSOLUTE MATRIX INSERTION LOSS

The insertion loss of any particular matrix path is determined by the total input and output coupler insertion losses and the corresponding switch amplifier gain. In addition to these individual components, the insertion loss can also vary slightly due to the interactions of these

individual components when they are interconnected in the matrix. The theoretical design dictates that if all switch-amplifiers have identical "ON" gain performance and each input-output coupler path pair have the same insertion loss, then the insertion loss for all matrix paths should be the same. In practice, however, there are many fabrication, assembly, and interconnect parameters that will influence the performance of any given path. To help account for these unknown effects, the switch-amplifier design included a final gain adjustment circuit that could help to compensate for insertion loss variations. By varying the bias conditions of the switch - amplifier, the "ON" gain could be adjusted by as much as  $\pm 1.5$  dB. This technique provided a large contribution when trying to equalize the matrix path insertion loss. Insertion loss results for the 20 x 20 switch matrix reveal an average insertion loss for all 66 crosspoints of 20.6 dB and a standard deviation of 1.6 dB. This includes only three crosspoints that were off from the average by more than 2.5 dB. Considering the complexity and size of the 20 x 20 switch matrix, these results are quite excellent and that the addition of the bias adjust on the switch-amplifier proved to be a successful technique to help attain these results.

#### PASSBAND RIPPLE AND BANDWIDTH

The frequency response curves shown reveal high passband ripple for the 20 x 20 switch matrix. The large variations in certain crosspoints are due to the interaction along the long rows of input and output couplers needed in the 20 x 20. This undesirable result was reduced for many crosspoints by doing some alignment in the tray. But for a few crosspoints, alignment proved to be only moderately successful. The

general bandwidth for all crosspoints is primarily determined by the bandwidth of the switch-amplifier which is 3.5 GHz to 6.0 GHz, but because of the coupler interaction ripple, the specification for 1 dB or 3 dB bandwidth must be revisited. The frequency response is not simply monotonic so that frequency response roll-off must be differentiated from in-band ripple. The basic conclusion of this discussion is that all crosspoints achieved a similar passband roll-off characteristic but certain units exhibited excessive ripple behavior over small sections of the passband. Several crosspoints did, however, achieve the entire 3.5 to 6.0 GHz frequency band with less than 3 dB ripple. Also the specification requiring a 1 GHz bandwidth with less than 1 dB ripple was met in several crosspoints.

#### ISOLATION

The isolation measurement is defined by taking the difference between the "ON" condition insertion loss and the "OFF" condition insertion loss. The signal level strength in the "OFF" condition can be separated into two different components. One component comes from the switch-amplifier "ON" to "OFF" isolation. This has been measured on every individual switch-amplifier prior to matrix integration and found always to exceed 70 dB. The second component can be described as physical isolation between the various microwave circuits. This type of isolation is determined by many factors such as the microwave circuit positioning in the tray as well as the cavities and partitions within the tray. Careful consideration was given to tray design which reduced this type of effect by providing adequate enclosure covers and isolation walls.

ORIGINAL PAGE IS  
OF POOR QUALITY

The results of the "ON" to "OFF" insertion loss test made on each matrix path was greater than 50 dB. This result tends to support that the dominate component in the isolation measurement is the physical isolation component. Additional tests were carried out using a spectrum analyzer that pointed out additional characteristics of the matrix. If two input signals at two different frequencies are applied to two adjacent input rows and only one crosspoint is turned "ON" a certain amount of the unwanted signal (indicated by the different frequency) will show up at the desired output port. In the worst case measured to date, this type of "isolation" was recorded at 40 dB. To help alleviate this type of problem in the future would require better physical isolation of the various microwave circuits.

#### VSWR

The input and output VSWR performance is influenced by many different components. The main contributor is the individual couplers themselves - each has an input and coupled port VSWR of between 1.05:1 and 1.4:1 depending on the frequency within the band. Then cascade 22 couplers together for both the input and output divider/combiner networks and the result can be a total VSWR variation of 1.1:1 to 2.0:1. Next add the input and output return loss of each switch-amplifier port compared to the 50 ohm load that is normally present during earlier testing and the VSWR can at some frequencies go as high as 3.0:1 especially in the frequency range from 5.5 GHz to 6.0 GHz. This type of poor VSWR ripple performance can be solved by several different techniques such as improved coupler design and switch - amplifier VSWR and/or the addition of properly placed isolation devices.



## POWER TRANSFER CHARACTERISTICS AND PHASE LINEARITY

The power transfer and phase linearity of the switch matrix is a function of the switch-amplifier performance of these parameters. For the overall 20 x 20 matrix, the 1 dB compression point occurs at an input power level of  $15\text{dBm} \pm 1\text{dBm}$  depending on which crosspoint is evaluated. Phase shift at the 1 dB compression point is less than  $\pm 3$  degrees and at the 3 dB back-off is less than  $\pm 1$  degree. Unless input power level requirements begin to approach the +15 dBm level, there should be no difficulty in meeting standard linearity specifications. In addition, the maximum allowable input power level for the 20 x 20 matrix should not exceed +25dBm at any time to insure matrix survival.

## SWITCHING SPEED CHARACTERISTICS

The switching speed characteristic was measured on a sample of matrix crosspoints. The results show that the "ON" to "OFF" switching time was less than 10 nsec and usually about 6 nsec. The "OFF" to "ON" switching time was also less than 10 nsec and usually around 4 to 7 nsec. In all cases, the measured switching speed for either "ON" to "OFF" or "OFF" to "ON" will meet the 10 nsec requirement. Switching speed performance could be further improved by reducing the added capacitance used on each control gate of the dual-gate FET switching device. One other approach would be to improve the switching speed characteristics of the switch-driver circuit.

## RECONFIGURATION RATE TESTS

Many tests were performed to demonstrate the many possible matrix state configurations. These tests included such examples as turning on one

crosspoint for a pre-set time period and then turning on a different crosspoint after a certain amount of dead time where no crosspoints were on. Other such examples involved several different crosspoints and many different state duration times. Tests were also performed to detail the signal propagation delay time variation when one crosspoint is turned off and another different path length crosspoint is turned on. All crosspoints will change state at the same time if the data transfer pulse electrical length is varied according to the position of each crosspoint within the matrix. To eliminate this problem in the redundant paths is more complex and would require delaying the data transfer pulse at the DCU in some fashion. Without these types of improvements the worst case is a delay time of 15 nsec for a redundant path.

#### ROUTING TESTS

All primary and redundant paths were tested and found to provide 100% operation. In addition, several broadcast mode configurations were tested and the results are presented in the final matrix data section.



# SPACECRAFT IF SWITCH MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN 30 / 20 GHz COMMUNICATION SATELLITE SYSTEMS

## FINAL REPORT

PANG T. HO, EUGENE COBAN, JOHN PELOSE

FORD AEROSPACE & COMMUNICATIONS CORPORATION

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

NASA LEWIS RESEARCH CENTER  
CONTRACT NAS 3-22501

ORIGINAL PAGE IS  
OF POOR QUALITY

1. Report No. NASA CR-168175		2. Government Accession No.		3. Recipient's Catalog No.	
4. Title and Subtitle SPACECRAFT IF SWITCH MATRIX FOR WIDEBAND SERVICE APPLICATIONS IN 30/20 GHz COMMUNICATIONS SATELLITE SYSTEMS. FINAL REPORT				5. Report Date	
				6. Performing Organization Code	
7. Author(s) PANG T. HO, EUGENE COBAN, JOHN PELOSE				8. Performing Organization Report No.	
9. Performing Organization Name and Address FORD AEROSPACE & COMMUNICATIONS CORPORATION WESTERN DEVELOPMENT LABORATORIES DIVISION PALO ALTO, CA 94303				10. Work Unit No.	
				11. Contract or Grant No. NAS 3-22501	
12. Sponsoring Agency Name and Address NASA LEWIS RESEARCH CENTER 21000 BROOKPARK RD. CLEVELAND, OHIO 44135				13. Type of Report and Period Covered CONTRACTOR - FINAL	
				14. Sponsoring Agency Code	
15. Supplementary Notes					
16. Abstract  <p>The use of a dynamic switching matrix for future communication satellites will significantly increase the communication channel capacity and improve the system capability and flexibility.</p> <p>This report describes the design and development of a unique coupler crossbar 20 x 20 microwave switch matrix. This report presents the test results of the proof-of-concept model that meets the requirements for a high-speed satellite switched, time division multiple access (SS-TDMA) system.</p>					
17. Key Words (Suggested by Author(s)) (SS-TDMA) SATELLITE-SWITCHED, TIME DIVISION, MULTIPLE ACCESS POC PROOF OF CONCEPT MSM MICROWAVE SWITCH MATRIX DCU DISTRIBUTION CONTROL UNIT				18. Distribution Statement  UNCLASSIFIED - UNLIMITED	
19. Security Classif. (of this report) UNCLASSIFIED		20. Security Classif. (of this page) UNCLASSIFIED		21. No. of Pages	
				22. Price*	

\* For sale by the National Technical Information Service, Springfield, Virginia 22161

# CONTENTS

<u>Section</u>		<u>Page</u>
<u>FINAL REPORT</u>		
ORIGINAL PAGE IS OF POOR QUALITY		
I.	SUMMARY	
1.0	Final Report Contents	1-1
2.0	Requirements	1-1
3.0	Description of POC Model	1-2
4.0	Positive Highlights of Switch Matrix	1-3
5.0	Fabrication and Assembly	1-3
6.0	Problems	1-4
II.	POC MODEL DESIGN	
1.0	IF Switch Matrix Signal System Design - Coupler Crossbar Architecture	2-1
2.0	Input and Output Coupler Design	2-9
2.1	Requirements	2-9
2.2	Design Approach	2-14
2.3	Coupler Fabrication	2-18
3.0	IF Switch Amplifier Module	2-20
3.1	Specification Goals	2-20
3.2	Design Approach - Electrical	2-25
3.3	Switch Module Package Design	2-28
3.4	Module Fabrication	2-31
3.5	Experimental Test Results	2-34
3.6	Parts List	2-37
4.0	Switch Driver Module	2-38
5.0	Matrix Integration	2-48
6.0	Distribution Control Unit	2-62
6.1	Block Diagram	2-62
6.2	Functional Component Descriptions	2-62
6.3	Events in One Frame	2-74
6.4	Parts List	2-77
7.0	Complete Unit	2-77
III.	POC MODEL FINAL TEST DATA	
1.0	Introduction	3-1
2.0	Performance Summary and Matrix Description	3-2
3.0	Proof-of-Concept Model Test Data	3-8
3.1	Mechanical and DC Power Specifications	3-10
3.1.1	Test Data Sheet #1 - Mechanical Characteristics	3-11
3.1.2	Test Data Sheet #2 - Power Consumption	3-13

CONTENTS (Continued)

<u>Section</u>		<u>Page</u>
3.2	Time Domain Tests	3-15
3.2.1	Test Data Sheet #3 - Switching Speed Test	3-16
3.2.2	Test Data Sheet #4 - Connectivity	3-31
3.2.3	Test Data Sheet #5 - Reconfiguration Rate Test	3-39
3.2.4	Test Data Sheet #6 - Broadcast Mode of Operation	3-47
3.2.5	Test Data Sheet #7 - Wraparound Redundancy Test	3-53
3.3	Frequency Domain Tests	3-57
3.3.1	Test Data Sheet #8 - Semi-Automatic Performance Test	3-58
3.3.2	Test Data Sheet #13 - Output VSWR Test	3-72
3.3.3	Test Data Sheet #12 - Thermal Vacuum Test	3-78
3.4	Spectrum Analysis Test	3-85
3.4.1	Test Data Sheet #9 - Noise Level Test	3-86
3.4.2	Test Data Sheet #10 - Stability and Spurious Signals Test	3-90
3.5	Automatic Network Analyzer Tests	3-99
3.5.1	Test Data Sheet #11 - ANA Results	3-101

IV. POC MODEL TEST DATA ANALYSIS

1.0	IF Frequency	4-1
2.0	Absolute Matrix Insertion Loss	4-1
3.0	Passband Ripple and Bandwidth	4-2
4.0	Isolation	4-3
5.0	VSWR	4-4
6.0	Power Transfer Characteristics and Phase Linearity	4-4
7.0	Switching Speed Characteristics	4-5
8.0	Reconfiguration Rate Tests	4-5
9.0	Routing Test	4-6

## CONTENTS (Continued)

<u>Section</u>		<u>Page</u>
V.	CRITICAL ASSESSMENTS AND RECOMMENDATIONS	
1.0	Electrical Design	5-1
1.1	Coupler	5-1
1.2	Switch-Amplifier	5-2
1.3	Switch-Driver	5-3
1.4	DCU	5-3
2.0	Mechanical Design	5-4
VI.	SWITCH MATRIX RELIABILITY ASSESSMENT	
1.0	Introduction	6-1
2.0	Test and Analysis Plan	6-1
2.1	Reliability Assessment	6-2
2.2	Crosspoint Failure Rate	6-4
2.3	Probability of No Open Crosspoints	6-4
2.4	Probability of No Shorted Crosspoints	
	Matrix Shorts	6-7
2.5	Matrix Reliability	6-9
2.6	Distribution Control Unit Reliability	6-9
2.7	IF Switch Matrix System Reliability	6-10
3.0	Failure Modes and Effects Analysis	6-10
3.1	Circuit Stress Analysis	6-16
3.1.1	Switch Driver Circuit Analysis	6-16
3.1.2	Switch Amplifier Circuit	
	Analysis	6-16
3.2	Design Modifications for Flight Hardware	6-17



## I. SUMMARY



## I. SUMMARY

### 1.0 Final Report Contents

The Final Report includes an Executive Summary, which gives a brief overview of the program goals and objectives, along with a description of all twelve tasks performed for the NASA Switch Matrix Program. This section will highlight the 20 x 20 POC model details, including the basic requirements, description of the unit, and other aspects of the POC model program.

Section II will discuss in detail the design of each POC model component. In addition, the matrix integration will also be outlined. The third section will present sufficient POC model test data to describe the performance of the unit. Section IV will analyze the data obtained on the POC model with respect to certain key parameters. Critical assessment of the POC model will be discussed in Section V along with recommendations for future matrix improvements. Finally, in Section VI, the matrix reliability question will be addressed.

### 2.0 MATRIX REQUIREMENTS

The required specifications for the 20 x 20 switch matrix are completely outlined in Fig. 2.1 of Section III. Some of these specifications which were more critical than others and directly impacted the POC design are switching speed, IF bandwidth, insertion loss, input and output VSWR, isolation, passband ripple, and DC power. To meet the required specifications often required trade-offs between

parameters and frequently compromised the optimum overall performance.

### 3.0 DESCRIPTION OF POC MODEL

The 20 x 20 POC model switch matrix consists of two major functional blocks. The first block is the microwave switch matrix portion consisting of two individual sub-assemblies which are bolted together and interconnected by semi-rigid microwave coax cable to form the complete 20 x 20 microwave switch matrix. The matrix design is referred to as coupler crossbar architecture and its specific advantages are outlined in Section II, Part 1.0 of the POC model design section. The main switching element in the matrix, the switch amplifier, uses a two-stage dual-gate GaAs FET operating in a gain mode as the switching element. This particular design approach not only provides good isolation and switching speed, but also provides gain in the ON switch position. The switch control voltage required by the switch-amplifier is provided by a thick-film hybrid high-speed driver circuit. All matrix components are individually tested and then integrated into the multi-layer tray configuration. The 20 x 20 POC model switch matrix is partially populated and includes seventy-six active crosspoints out of the possible 484 possible locations. Two additional paths are included to provide wraparound redundancy.

The second major block is the distribution control unit (DCU). The DCU exercises a preprogrammed memory to control each individual crosspoint within the microwave switch matrix. The DCU contains many different circuit blocks mounted into standard breadboard wire-wrap type circuit boards. The unit is housed in an aluminum enclosure with a clear plastic cover so that LED display segments can be viewed during DCU operation. A standard keyboard is also included to load

ROM memory with various switch matrix configurations. The DCU is interconnected to the microwave switch matrix via six 100-wire cable assemblies.

#### 4.0 POSITIVE HIGHLIGHTS OF THE 20 X 20 POC MODEL

The 20 x 20 POC model has successfully demonstrated that coupler crossbar architecture is an outstanding approach for SS-TDMA type microwave switching. The POC model demonstrated wide bandwidth (2.50 GHz), low insertion loss (approximately 20 dB) and very fast ON/OFF switching speed (less than 5 nsec). The DCU provided a variety of TDMA testing examples that demonstrated beyond any doubt the TDMA capability of the POC model. The 20 x 20 POC model mechanical design was packaged to yield reasonable size and weight for the microwave switch matrix.

#### 5.0 FABRICATION AND ASSEMBLY

The fabrication and assembly of the 20 x 20 POC model was a major feat in itself. The fabrication task included over 500 thin-film MIC coupler substrates, 37 thin-film MIC amplifier substrates, 74 thick-film driver and bias substrates, and 13 PC driver and data transfer board assemblies. Over 700 glass to metal feed-thrus were installed in the switch amplifier modules and the matrix tray. The top and bottom trays were individually assembled and tested, then interconnected and tested again. To do any work on either tray involved using a specially designed heated station that incorporated 4 large heating elements. Bonding of the coupler substrates was also difficult in certain tray locations due to limitations of some existing equipment. The assembly techniques developed for this program will provide

insight for future designs when the tray size is large and complicated.

## 6.0 PROBLEMS

The problems encountered (and solved) in the production of the 20 x 20 switch matrix were primarily due to the large physical size and complexity of the matrix package. As reported in the previous paragraph, large quantities of parts to be assembled posed additional problems. This was most evident in the coupler substrate installation. Each coupler substrate was adhesively attached using a conductive silver epoxy pre-form. One or two rows of couplers were installed at a time using specially developed assembly fixtures. The silver epoxy was then cured for several hours at an elevated temperature. Since the chassis was not gold plated, the heating and cooling process accelerated the formation of an oxide layer on the aluminum chassis in the rows where couplers were still not installed. The resulting oxidation increased the RF ground path resistance and, therefore, degraded the performance of certain coupler rows. Other problems associated with the installation of the switch amplifier module and bias circuit, the driver circuit PC boards, the RF and DC feedthrus were adequately resolved for the POC model with no impact on performance or reliability of the matrix.

Electrical performance problems were also encountered which were related to the complexity and size of the POC model. The long rows of couplers used on the matrix introduced unexpected VSWR interaction as well as line losses which increased the insertion losses beyond that which was predicted. Part of these problems was a result of the oxidation problem mentioned earlier, and part was due to the under-

estimation of the VSWR interaction associated with such long rows of couplers. The variation in isolation between adjacent and non-adjacent crosspoints also occurred indicating that even though cavity isolation was included wherever possible, that further study is needed to assure that adjacent crosspoints are guaranteed maximum physical isolation. In general, nearly all the fabrication, process, and assembly problems were adequately solved at the engineering level during the POC model program. This conclusion is based on the outstanding performance achieved by the 20 x 20 POC model.



## II. POC MODEL DESIGN

## SECTION II

### 20x20/22x22 POC IF SWITCH MATRIX DESIGN

The IF Switch Matrix design is handled by considering the system and composed of two basic building blocks: (1) the IF signal propagation and switching system (referred to as the Switch Matrix) and (2) the digital and control logic system (referred to as the Distribution Control Unit (DCU)). These two building blocks are shown in Figure 1.1 and will be discussed separately.

#### 1.0 IF SWITCH MATRIX SIGNAL SYSTEM DESIGN - COUPLER CROSSBAR ARCHITECTURE

For the 20 x 20 IF switch matrix design, the IF signal propagation and switching is handled by coupler-crossbar architecture. This type of architecture presents many advantages (see Task 1 Final Report NASA #1-5--F-1-T1/WDL #TR 9085) including electrical and mechanical parameters, reliability, redundancy, flexibility and an outstanding broadcast mode of operation. The advantages of the coupler-crossbar switch matrix architecture are the following:

- Planar structure offering good compactness (least volume, size and weight)
- Easy to manufacture by partitioning the system into small identical submodules
- Enhanced reliability due to:
  - Minimum number of switching devices per crosspoint are used:
  - A failed switching element has little effect on the overall system performance since reflected power is absorbed in the coupler load
- Redundancy is simpler to implement than other architectures

## IF SWITCH MATRIX SYSTEM




Fig. 1.1

by using wraparounds (e.g. SPMT architecture)

- Reliability can be easily increased through the use of wraparounds
- The output signal level is independent on the communication path
- Broadcast mode of operation is a built-in capability of the coupler crossbar architecture, with no overall performance degradation
- The system is easier to match than other system architectures

The coupler-crossbar IF switch matrix architecture concept is presented in Fig. 1.2. Directional couplers are used between the input lines of the matrix and each crosspoint switch- amplifier within the matrix. The design is established so that the power level at every switch input is always equal. After switching and amplification, the IF signal is connected to the desired output line of the matrix through an output directional coupler such that the power level at all output ports of the IF switch matrix is always equal and independent of the signal path through the matrix. The coupling coefficient of input/output directional couplers depends on the crosspoint location in the matrix. Twenty-two (22) different coupling coefficients are needed for the 484 input and 484 output couplers of a complete 22 x 22 IF switch matrix.

The block diagram of a 20x20 IF switch matrix system including two redundant signal paths is presented in Fig. 1.3 . The insertion loss of the IF switch matrix, independent of the signal path, is a function of the coupling coefficients of the input and output couplers and the gain of the switching amplifier connected between the input

ORIGINAL PAGE 13  
OF POOR QUALITY

## 20 X 20 IF SWITCH MATRIX USING COUPLER CROSSBAR ARCHITECTURE




Fig 1.2



ORIGINAL PAGE IS  
OF POOR QUALITY

## IF SWITCH MATRIX




Fig. 1.3

and output couplers. The coupling coefficient of two adjacent couplers on the same row or column of the matrix is given by:

$$1/K_{n+1} = 1/(K_n + 1)$$

Assuming the coupling coefficient of the last coupler being 1/3, the coupling coefficients of the next couplers will be 1/4, 1/5, 1/6 thru 1/24. We selected 1/3 as the coupling coefficient of the first coupler. The actual coupling coefficients of the input and output couplers, calculated under the assumption that RF losses in the coupler substrates is about 0.2 dB per coupler, are tabulated in Tables 2.1 and 2.2 section 2 of this report. The RF power is split equally providing each switch-amplifier with an equal input power and an equal output power presented at each output port of the IF switch matrix independent of the RF signal path.

The 22 different couplers are connected in series and the isolated ports are always terminated with 50 ohm resistors. The insertion loss attributed to the 22 cascaded input couplers is 17 dB. The insertion loss of the 22 cascaded output couplers is 16.5 dB. The total theoretical insertion loss between any input and output port of the matrix would be 33.5 dB if each switch-amplifier were replaced by a thru-line.

The insertion loss of the 22 input/output couplers is compensated for by the gain in the switch-amplifier associated with each crosspoint of the matrix and is estimated to be 16 dB minimum. If no additional losses are present in the actual matrix layout, there are no difficulties in meeting the specification requirement of maximum 18 dB for the insertion loss of the matrix. In a larger matrix, this specification requirement could be marginal, since in this case the same input power must be split equally to a higher number of coupled ports of the

matrix.

Switching speed performances of the IF switch matrix system are primarily governed by the switch driver module response characteristics since the switching speed of the dual-gate GaAs FETs is much less than 1 ns. The specifications and capabilities of individual subsystems and modules will be analyzed in the corresponding sections of this report.

The block diagram presented in Figure 1.4 shows the 20x20/22x22 switch matrix partitioned in two submatrices of size 22x12 and 22x10 which are interconnected and folded-over to obtain the full 22 x 22 matrix. One switch-amplifier and one switch driver module are necessary for each set of two adjacent crosspoints of the matrix.

Associated with each set of two adjacent crosspoints of the matrix are the following subassemblies:

- |                               |        |
|-------------------------------|--------|
| 1. Input coupler substrate,   | 2 (ea) |
| 2. Switch-amplifier module,   | 1 (ea) |
| 3. Switch-driver module,      | 1 (ea) |
| 4. Output coupler substrates, | 1 (ea) |

The proof-of-concept model for a 20x20/22x22 matrix is not fully populated with the active circuits or modules for each of the 484 crosspoints. Only 66 active crosspoints have been included into basic 20x20 switch matrix and 10 active crosspoints in the wraparound redundant signal path. The location of these 76 active crosspoints of the matrix were selected to evaluate switching capability throughout the matrix. The active switch matrix consists of 12 input ports and 8 output ports.




Fig. 1.4 Crosspoint Locations



In this configuration, 10 redundant crosspoints of the matrix provide wraparound capability for 12 crosspoints.

Figure 1.4 shows the location of the 66 active crosspoints numbered from 1 to 66 and the 10 redundant crosspoints number 67 to 76.

Crosspoints 1 thru 66 are part of the basic 20x20 matrix and crosspoints 67 thru 76 are included in the redundant path. Only crosspoint #'s 5, 6, 11, 12, 51, 52, 57, 58, 59, 60, 65 and 66 are provided with the redundant path capability.

## 2.0 INPUT AND OUTPUT COUPLER DESIGN

### 2.1 Requirements

One of the requirements of the input and output couplers is that at center frequency the coupled loss is the determined theoretical value (see Table 2.1 and 2.2). The theoretical coupling coefficients are selected such that equal signal RF power is available at all 22 coupled ports of 22 series connected couplers.

Another requirement is that individual VSWR should be less than 1.2:1 and series cascaded VSWR should be less than 1.5:1.

For coupling coefficients tighter than -9 dB, Lange interdigitated couplers are used for both input and output couplers. Side by side couplers are used for coupling coefficients less than -9 dB.

The POC model is only partially populated with input/output couplers. Couplers are installed only in rows or columns where an active crosspoint exists (see Fig. 2.1 and 2.2)



Table 2.1

NASA 22x22 Microwave Switch Matrix Input Couplers Dimensions

Theoretical Coupling Coefficient (dB)	Drawing No.	Width (mils)	Spacing (mils)	Length (mils)
4.8	SKEB-N5201-01N1	2.20	4.50	240
6.2	SKEB-N5202-01N1	2.40	7.15	240
7.5	SKEB-N5203-01N1	2.60	9.70	240
8.4	SKEB-N5204-01N1	2.70	11.60	240
9.2	SKEB-N5205-01N1	19.048	5.458	220
9.9	SKEB-N5206-01N1	19.718	6.646	220
10.6	SKEB-N5207-01N1	20.297	7.926	220
11.2	SKEB-N5208-01N1	20.728	9.095	220
11.7	SKEB-N5209-01N1	21.047	10.117	220
12.2	SKEB-N5210-01N1	21.332	11.177	220
13.1	SKEB-N5211-01N1	21.772	13.180	220
13.5	SKEB-N5212-01N1	21.940	14.110	220
13.9	SKEB-N5213-01N1	22.096	15.058	220
14.3	SKEB-N5214-01N1	22.235	16.035	220
14.7	SKEB-N5215-01N1	22.364	17.026	220
15.1	SKEB-N5216-01N1	22.481	18.043	220
15.4	SKEB-N5217-01N1	22.561	18.815	220
15.7	SKEB-N5218-01N1	22.637	19.600	220
16.1	SKEB-N5219-01N1	22.730	20.665	220
16.4	SKEB-N5220-01N1	22.794	21.476	220
16.7	SKEB-N5221-01N1	22.853	22.300	220
17.0	SKEB-N5222-01N1	22.909	23.135	220

Table 2.2

NASA 22x22 Microwave Switch Matrix Output Couplers Dimensions

Substrate size: 1.445" x 0.350" x 0.025"

Loss: 0.2 dB per coupler (Two couplers on each substrate).


Qty : 10 of each type, total 110 substrates

70(ea) installed on columns 1,2,3,4,5,6, and 7, top 22x10 submatrix

40(ea) installed on columns 13,17, and 22, bottom 22x12 submatrix

Theoretical Coupling Coefficient (dB)	Drawing No.	Width (mils)	Spacing (mils)	Length (mils)
4.8 & 6.2	SKEB-N5231-01N1	2.20	4.50	240
		2.40	7.15	240
7.4 & 8.3	SKEB-N5232-01N1	2.60	9.70	240
		2.70	11.60	240
9.1 & 9.8	SKEB-N5233-01N1	18.943	5.298	220
		19.629	6.470	220
10.4 & 11.0	SKEB-N5234-01N1	20.140	7.553	220
		20.590	8.700	220
11.5 & 12.0	SKEB-N5235-01N1	20.925	9.703	220
		21.222	10.749	220
12.5 & 12.9	SKEB-N5236-01N1	21.489	11.832	220
		21.682	12.726	220
13.4 & 13.8	SKEB-N5237-01N1	21.900	13.875	220
		22.058	14.820	220
14.1 & 14.5	SKEB-N5238-01N1	22.167	15.544	220
		22.301	16.530	220
14.8 & 15.2	SKEB-N5239-01N1	22.359	17.280	220
		22.508	18.300	220
15.5 & 15.8	SKEB-N5240-01N1	22.587	19.075	220
		22.661	19.865	220
16.2 & 16.5	SKEB-N5241-01N1	22.751	20.934	220
		22.814	21.752	220

ORIGINAL PAGE 18  
OF POOR QUALITY





ORIGINAL PAGE IS  
OF POOR QUALITY




Fig. 2.2 Input Coupler Locations

## 2.2. Design Approach

ORIGINAL PAGE IS  
OF POOR QUALITY

### A) Side-by-Side Couplers

The side by side couplers were designed using CAD programs COMPACT and SUPERCOMPACT and by following the steps outlined below.

1. Using the odd and even mode impedance equations, we determined unique  $Z_{oe}$  and  $Z_{oo}$  for our theoretical coupling coefficient. (See Fig. 2.3) It was found that the theoretical coupling coefficient, (K dB) would yield a measured result of  $(K + 0.2)$  dB.

Therefore to yield a 17.0 dB coupler would require a  $Z_{oo}$ ,  $Z_{oe}$  determination on a 16.8 dB coupler. The even and odd mode characteristic impedances are determined as a function of the desired voltage coupling coefficient K, where

$$K = \frac{Z_{oe} - Z_{oo}}{Z_{oe} + Z_{oo}} \quad \text{and}$$

$$Z_o^2 = Z_{oe} \times Z_{oo}$$

and

$Z_o$  = characteristic impedance


$Z_{oe}$  = even characteristic impedance

$Z_{oo}$  = odd characteristic impedance

2. Using the COMPACT program TRLINES, we determine the physical width and spacing of the coupler at the center frequency. By



## SIDE BY SIDE COUPLER DESIGN



- LENGTH DETERMINED AT CENTER FREQUENCY (4750 MHz)

$$L = \lambda/4 \quad \text{AND} \quad \lambda = \frac{\nu}{f \sqrt{\epsilon_{\text{eff}}}}$$

$\nu$  = PROJECTION VELOCITY

$$= 3 \times 10^{10} \text{ cm/sec.}$$

$f$  = FREQUENCY IN Hz

$$= 4750 \times 10^6$$

$\epsilon_{\text{eff}}$  = EFFECTIVE DIELECTRIC  
INSTANT

Fig. 2.3

using an interactive method, the exact odd and even characteristic impedances  $Z_{oo}$  and  $Z_{oe}$  are defined.

3. By experimentation, we found the SUPERCOMPACT program will be 0.3 dB off from the actual measured coupler. Therefore a 17.0 dB coupler design analyzed on SUPERCOMPACT will yield an analyzed center frequency coupling coefficient of 16.7 dB.

Example:

Actual desired coupling coefficient = 17.0 dB

Theoretical coupling analysis target = 16.8 dB

$Z_{oe} = 57.835$

$Z_{oo} = 43.227$

$W = 22.909$  MILS

$S = 23.135$  MILS

The coupler design steps are illustrated in the computer printouts for a 17.0 dB coupler presented in Fig. 2.4. The frequency response of the 17.0 dB coupler design is also shown in Fig. 2.4 (Note the 0.3 dB difference at the center frequency of 4.75 GHz).

ORIGINAL PAGE IS  
OF POOR QUALITY

# Computer Aided Coupler Analysis

```

* TEST.
SLN
CPL 1 2 3 4 W=22.90MIL S=22.12MIL PLEN=240MIL ALUM
RET 1 0 R=50
RET 2 0 R=50
RET 3 0 R=50
SUP: SPOR 1 1
END
FREQ
1750MHZ
END
OUT
PRI CUP 3 R1=50 R2=50
END
DATA
ALUM: 45 H=25MIL ER=10.2 RET1 OR 304A RET2 CU 31750A RET3 AU 17780A
END

* CONFACT
CONFACT VERSION 5.1 + 59 - IMPLEMENTED 12/11/80
SEE NEWS FOR FIVE NEW FEATURES PLUS LANCE COST SAVING HINTS

FILE NAME, 'TRYINFO', 'TRLINES', 'LANGE', 'NEWS' OR 'QUIT'?TRLINES
DRYANT-WEISS OR APPROXIMATE SOLUTION (BW/A)?BW
MICROSTRIP, SHIELDED MICROSTRIP OR QUIT (MS/SH/GU)?MS
ENTER SINGLE OR COUPLED LINES (S/C)?C
NO. SUBSTRIPS PER STRIP (25 MAXIMUM)?25
ENTER RELATIVE DIELECTRIC CONSTANT?10.2
UNITS: ENGLISH, METRIC OR RATIOS (E/M/R)?E
SUBSTRATE THICKNESS(MILS)?25
WIDTH(MILS): ENTER START, STOP AND STEPSIZE?22.209
SPACING(MILS)?22.135

COUPLED STRIPS      SPA = 23.135 MILS      K = 10.20

      FREQ      Z0      Z00      V2      V0      KEFF0      KEFF0
      MHz      Ohms      SWR      M/SEC
22.209      57.833      43.227      1.105      1.221      7.360      6.023

MICROSTRIP, SHIELDED MICROSTRIP OR QUIT (MS/SH/GU)?GU
FILE NAME, 'TRYINFO', 'TRLINES', 'LANGE', 'NEWS' OR 'QUIT'?QUIT
* CONF

* SUPERCONFACT
SUPER CONFACT Version 1.5+15 11/09/81 19-MAR-82 09:09:43

CMD: TEST.
CMD: ANA

CIRCUIT: CUP
S-MATRIX, IS = 50.0+J 0.0 ZL = 50.0+J 0.0

FREQ      S11      S21      S12      S22      IS21: STAB SGN
MHz      MAG      ANG      MAG      ANG      MAG      ANG      MAG      ANG      db      N      S1
2.00000    0.003    -67    0.091    52    0.091    52    0.003    -67    -20.85    60.85 +
1.25000    0.004    -71    0.100    47    0.100    47    0.004    -71    -20.01    50.13 +
1.50000    0.005    -75    0.108    42    0.108    42    0.005    -75    -19.30    42.56 +
2.75000    0.006    -81    0.116    38    0.116    38    0.006    -81    -18.70    37.06 +
3.00000    0.007    -86    0.123    33    0.123    33    0.007    -86    -18.19    32.99 +
3.25000    0.008    -91    0.129    29    0.129    29    0.008    -91    -17.77    29.95 +
3.50000    0.009    -97    0.134    24    0.134    24    0.009    -97    -17.43    27.67 +
3.75000    0.010    -102    0.139    19    0.139    19    0.010    -102    -17.16    25.96 +
4.00000    0.011    -108    0.142    14    0.142    14    0.011    -108    -16.95    24.77 +
4.25000    0.013    -114    0.144    9    0.144    9    0.013    -114    -16.81    23.97 +
4.50000    0.014    -120    0.146    5    0.146    5    0.014    -120    -16.72    23.51 +
4.75000    0.015    -126    0.146    0    0.146    0    0.015    -126    -16.70    23.39 +
5.00000    0.016    -132    0.146    -5    0.146    -5    0.016    -132    -16.74    23.59 +
5.25000    0.017    -139    0.144    -9    0.144    -9    0.017    -139    -16.84    24.13 +
5.50000    0.019    -145    0.141    -14    0.141    -14    0.019    -145    -17.00    25.04 +
5.75000    0.020    -152    0.138    -19    0.138    -19    0.020    -152    -17.22    26.37 +
6.00000    0.021    -159    0.133    -23    0.133    -23    0.021    -159    -17.52    28.21 +

PLOT, PRINT OR QUIT? (PL/PR/Q): Q
CMD: END

*** END SUPER CONFACT ***

```

Fig. 2.4

B) Lange (Interdigitated) Couplers

A computer program designed by COMPACT computes Lange coupler parameters and was used in the design of these couplers. Through experience, it has been found that the actual coupling is .1 dB higher than the COMPACT design. Also, the actual center frequency is about 250 MHz lower than COMPACT design. Knowing these trends, we can optimize the compact program to get our desired result. The design procedure and equations for Lange couplers are presented in Fig. 2.5.


2.3. Coupler Fabrication

There are two different couplers being manufactured; input and output. Both are manufactured the same way but on different size substrates. The input coupler dimensions are 1.410" x .250" x .025". The output coupler dimensions are 1.445" x .350" x .025", with two adjacent couplers etched on each substrate. The weight of an input coupler is .67 grams and the weight of an output coupler is .86 grams.

The couplers are manufactured on Alumina substrates with a Chrome-Copper-Gold metalization. The couplers are drawn 10 to 1 or 40 to 1, and a Rubylith is cut to dimensions. A glass mask at the scale 1:1 is shot or through an intermediate step. The coupler substrates are etched in-house using the ion mill etching process. The resultant coupler size and dimensions are very close to the expected values and the electrical performance is repeatable for all couplers used in the switch matrix assembly.

Tables 2.1 and 2.2 present the calculated dimensions of 22 input and output couplers used for the IF Switch Matrix.

# DESIGN EQUATIONS FOR INTERDIGITATED COUPLER



$$Y_o^2 = \frac{[(K-1)Y_{oo}^2 + Y_{oo}Y_{oe}][(K-1)Y_{oe}^2 + Y_{oo}Y_{oe}]}{(Y_{oo} + Y_{oe})^2}$$

$$C = \frac{(K-1)Y_{oo}^2 - (K-1)Y_{oe}^2}{(K-1)Y_{oo}^2 + 2Y_{oo}Y_{oe} + (K-1)Y_{oe}^2}$$

WHERE

$Y_o$  IS THE CHARACTERISTICS ADMITTANCE OF THE SYSTEM

$K$  IS THE NUMBER OF THE INTERDIGITATED FINGERS

$C$  IS THE DESIRED POWER COUPLING COEFFICIENT

$Y_{oe}$  IS THE EVEN MODE ADMITTANCE OF THE COUPLED LINE

$Y_{oo}$  IS THE ODD MODE ADMITTANCE OF THE COUPLED LINE

A COMPUTER PROGRAM "LANGE" HAS BEEN WRITTEN TO CALCULATE THE EVEN MODE AND ODD MODE IMPEDANCES OF THE INTERDIGITATED COUPLER WITH ANY DESIRED COUPLING COEFFICIENTS.

Fig. 2.5



Layout examples of interdigitated (Figure 2.6) and side-by-side couplers (Figures 2.7 and 2.8) are presented. The layout of each coupler includes sections of 50 ohm transmission lines of different lengths. This way, when 22 couplers are series connected, the effect of the reflected signals will not be cumulative at the same frequency. The return loss ripple will be spread more or less equally inside the frequency band of 3.5 GHz to 6.0 GHz.

### 3.0 IF SWITCH AMPLIFIER MODULE


The block diagram of the switch amplifier module in Fig. 3.1 presents the circuits needed for two adjacent crosspoints of the matrix. An adjustable biasing voltage for gate-1 of the dual-gate GaAs FETs is supplied to each crosspoint switch-amplifier from an external adjustable DC source. This external voltage is used to set the insertion loss of each crosspoint to the specification value.

The switch control voltage supplied to the second gate of the dual-gate GaAs FETs is +0.2 volts for "ON" state and -5.2 volts for "OFF" state.


### 3.1 Specification Goals For the IF Switch-Amplifier

The preliminary design goals for the switch amplifier are presented in the following table:

Frequency Bandwidth	3.5 GHz to 6.0 GHz
Bandwidth	1000 MHz minimum
"ON" Gain	15.5 dB minimum
Bandpass Ripple	$\pm 1.5$ dB maximum
"ON" to "OFF" Isolation	53 dB Minimum



Dual Output Lange Interdigitated Coupler Layout



Input Lange Interdigitated Coupler Layout

Fig. 2.6







ORIGINAL PAGE IS  
OF POOR QUALITY

## SWITCH AMPLIFIER MODULE




Fig. 3.1




ORIGINAL PAGE IS  
OF POOR QUALITY

1-dB Compression Point	@ Input = -20 dBm minimum
Maximum Input Power	0 dBm (CW, Survival)
Switching Speed (rise or fall)	10 nsec maximum
Phase Linearity Variation	$\pm 5$ degrees

### 3.2 Design Approach - Electrical

The electrical design began with the in-house characterization and evaluation of several dual-gate FETs. The device chosen for the microwave switch amplifier is the Raytheon RDX-832 DGFET. This device provides good electrical performance while providing ease of handling and assembly. From the measured S-parameter, the interstage matching circuit was designed to have a flat frequency response optimized for maximum available gain at both 3.5 and 6.0 GHz. A stability circuit was designed for each gate-1 bias circuit to insure unconditionally stable operation and help eliminate excessive low frequency gain. The input and output matching circuits were then designed with the input circuit incorporating a 3 dB attenuator in order to improve VSWR in the "OFF" state. With a 3 dB attenuator, the return loss will be increased by 6 dB at the input of the switch amplifier module. The entire circuit was analyzed and optimized using the microwave analysis program SUPERCOMPACT. A final circuit schematic is shown in Fig. 3.2. The optimized computer circuit analysis is shown in Table 3.1.

## External Bias Circuit



ORIGINAL PAGE IS  
OF POOR QUALITY

CIRCUIT IS MIRROR IMAGE & VALUES ARE THE SAME  
RESISTORS ARE IN OHMS  
CAPACITORS ARE IN PF.




Fig. 3.2

Table 3.1


MICROWAVE SWITCH AMPLIFIER CIRCUIT SUPERCOMPACT ANALYSIS

FREQ GHz	S11		S21		S12		S22		S21  db	STAB K
	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG		
3.00	0.187	-67	6.839	-40	0.001	-138	0.895	112	16.70	27.2
3.10	0.177	-98	8.463	-80	0.001	-178	0.845	107	18.55	24.6
3.20	0.185	-118	8.603	-117	0.001	143	0.801	101	18.69	27.5
3.30	0.210	-136	8.071	-146	0.001	114	0.764	94	18.14	32.7
3.40	0.237	-154	7.611	-170	0.001	92	0.726	86	17.63	39.7
3.50	0.265	-171	7.429	169	0.001	75	0.686	76	17.42	49.0
3.60	0.288	175	7.381	150	0.001	58	0.638	65	17.36	57.3
3.70	0.304	163	7.333	132	0.001	39	0.578	51	17.31	59.7
3.80	0.312	153	7.240	114	0.001	20	0.514	34	17.19	60.2
3.90	0.313	142	7.101	97	0.001	5	0.461	15	17.03	64.3
4.00	0.310	132	7.011	81	0.001	-9	0.423	-6	16.92	70.2
4.10	0.309	121	7.045	63	0.001	-24	0.403	-30	16.96	74.6
4.20	0.307	111	7.128	46	0.001	-40	0.405	-55	17.06	76.4
4.30	0.302	99	7.179	29	0.001	-56	0.428	-78	17.12	75.3
4.40	0.292	86	7.195	13	0.001	-71	0.463	-98	17.14	70.6
4.50	0.280	71	7.198	-3	0.001	-84	0.501	-113	17.14	63.5
4.60	0.266	56	7.243	-19	0.001	-93	0.533	-124	17.20	58.3
4.70	0.254	40	7.366	-35	0.001	-99	0.555	-134	17.34	57.1
4.80	0.243	21	7.494	-51	0.001	-107	0.569	-143	17.49	56.8
4.90	0.239	0	7.554	-66	0.001	-122	0.578	-151	17.56	53.4
5.00	0.244	-25	7.630	-82	0.001	-140	0.587	-159	17.65	47.5
5.10	0.259	-48	7.824	-100	0.001	-157	0.598	-167	17.87	41.1
5.20	0.280	-70	8.040	-119	0.001	-173	0.601	-176	18.11	37.8
5.30	0.304	-88	8.143	-136	0.001	171	0.587	176	18.22	39.8
5.40	0.326	-104	8.099	-152	0.001	156	0.562	168	18.17	45.0
5.50	0.347	-118	7.944	-169	0.001	142	0.537	161	18.00	49.7
5.60	0.366	-131	7.879	173	0.001	127	0.511	153	17.93	53.0
5.70	0.380	-142	8.055	154	0.001	111	0.478	141	18.12	55.4
5.80	0.394	-153	8.259	133	0.001	95	0.433	127	18.34	57.8
5.90	0.406	-162	8.181	112	0.001	82	0.375	110	18.26	61.8
6.00	0.415	-170	7.810	90	0.001	70	0.312	89	17.85	69.3
6.10	0.421	-177	7.296	69	0.001	57	0.263	62	17.26	80.6
6.20	0.425	177	6.677	47	0.001	41	0.247	29	16.49	95.2
6.30	0.427	171	5.920	26	0.001	23	0.277	-3	15.45	113.8
6.40	0.430	166	5.099	6	0.001	4	0.335	-28	14.15	138.4
6.50	0.432	161	4.333	-12	0.000	-12	0.403	-46	12.74	169.2

### 3.3 Switch Module Package Design

The major emphasis in the switch module package design was to develop a small light weight unit that will require minimal assembly time and can be easily aligned and tested. A module package was chosen incorporating two microwave switch crosspoints per module and using 50 ohm glass to metal feedthroughs for the RF interconnecting. The MIC housing outline is presented in Fig. 3.3. Both microwave switch circuits are mounted on a single 0.010" x 0.660" x 1.060" Alumina (Aluminum oxide) substrate with excellent electrical and physical properties. A chip DGFET device was chosen to reduce the total size and weight of the package. All component ground paths are provided by .020" diameter gold plated via holes through the substrate. All attenuator and bias resistors are thin film tantalum nitride that are etched directly on the alumina substrate. Each module has the capability to be hermetically sealed by the application of beam welded cover. Module alignment and testing is accomplished by installing each module into a specially designed test fixture that simultaneously interconnects all DC and RF lines. (See Fig. 3.4) The adjustable Gate-1 voltage for each crosspoint is provided by a dual thick film bias circuit attached on top of the module cover. A brief summary of the switch module mechanical specifications are shown below.







ORIGINAL PAGE IS  
OF POOR QUALITY




FIGURE 3.4 DUAL SWITCH-AMPLIFIER TEST FIXTURE

MECHANICAL SPECIFICATIONS

Module Size	0.185" x 0.860" x 1.240"
Substrate Size	0.010" x .660" x 1.060"
Number of RF Feedthroughs	4
Number of Bias Feedthroughs	5
Module Weight	16.7 grams
Bias Substrate Size	.025" x .065" x .74"

The substrate layout with assembly details of the switch amplifier module is shown in Fig. 3.5. The top view of the completed switch amplifier module is presented in Fig. 3.6 The Gate-1 biasing circuit substrate with the two adjustable potentiometers is installed on the module cover.

### 3.4 Module Fabrication

The outline below describes the steps taken during the microwave switch fabrication and assembly.

- Cut .010" thick alumina substrate to proper size and drill grounding via holes.
- Metallize substrate and etch circuit conductor.
- Remove conductor over thin film tantalum nitride resistors and heat substrate to stabilize resistors.
- Attach substrate to gold plated RF module housing using 80/20 gold-tin preform.
- Die-attach parallel plate capacitors to substrate and do all interconnect bonding.
- Mount and interconnect all RF and DC glass to metal feedthrus.
- Mount device with silver epoxy and interconnect to circuit using .0007" gold wire.
- Place device in test fixture for individual module alignment and testing.

# SWITCH AMPLIFIER MODULE LAYOUT





Fig. 3.5



ORIGINAL PAGE IS  
OF POOR QUALITY



4

3

2

1

SWITCH AMPLIFIER MODULE

FIGURE 3.6

Each individual crosspoint module is independently tested and tuned on the bench. The microwave switch amplifier performs quite well with little alignment required. Sample data for one crosspoint (1/2 module) is shown in Figure 3.7. Switching speed performance of the switch amplifier plus the switch driver is presented in Fig. 3.8. A performance summary for a typical crosspoint switch amplifier module is shown in Table 3.2 .



# SWITCH/AMPLIFIER TEST DATA

UNIT NO. DG5-004B  
 DATE: 2-10-82  
 TIME: 11:35 AM  
 VD=5.0 V VG1=-1.12 V  
 VG2(on)=0.0 V  
 VG2(off)=-5.0 V




Fig. 3.7

Ford Aerospace & Communications Corporation





Fig. 3.8

ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.2

SWITCH AMPLIFIER PERFORMANCE CHARACTERISTICS

Parameter	Goal	Performance
Frequency Band	3.5 GHz to 6.0 GHz	3.5 GHz to 6.0 GHz
Bandwidth	1000 MHz	2500 MHz
Bandpass Ripple	+ 1.5 dB	+ 0.75 dB "ON" Gain
"ON" Gain	15.5 dB	18.0 dB
"ON" to "OFF"		
Isolation	53 dB	64 dB
1-dB Comp. Point	@ Pin = -20 dBm	@ Pin = -6 dBm
Switching Speed		
Rise Time	10 nsec	2.5 nsec
Fall Time	10 nsec	6 nsec
Maximum RF Input Power	0 dBm (CW, Survival)	10 dB (CW, Survival)
DC Pwr ("ON")	—	300 mW
DC Pwr ("OFF")	—	20 nW

3.6 Parts List

The main parts used for one of the 38 switch amplifier modules including the biasing substrate assembly are presented in the following table:

Item	Mfg: Part Number	Quantity
Dual-Gate FET	Raytheon RDX-832	4
Parallel Plate Capacitor 56 pF	ATC 111 SG 560 M 100 AP	14
Parallel Plate Capacitor 2 pF	ATC 111 S DB 2 RO C 100 AP	8
50 Ohm RF Feedthrus	Tekwave 10-1537-0000	4
DC Feedthrus	EI 7AS-17W-SS-MOD-L	5
RF Module Housing	Ford Dwg # N5033	1
RF Module Cover	Ford Dwg # N5035	1
5 K Ohm Mini-Potent.	Vishay 1240 P 5000 5%	2
RF Switch Amplifier Substrate	Ford Dwg #N5414-D1	1
External Bias Current Substrate	Ford Dwg # N5417	1

4.0 SWITCH-DRIVER MODULE

The switch-driver circuit is the interface circuit between the Dual-Gate GaAs FET switch-amplifier and the distribution control unit.

The switch-driver circuit provides the necessary voltages to the second gate of the dual gate GaAs FET (switch amplifier module) to achieve The "ON" and "OFF" states. When the Gate-2 control voltage is zero or slightly positive, the two-stage switch-amplifier is "ON". When the control voltage is sufficiently negative (-5.2 volts), the switch-amplifier is "OFF", and high isolation between input and output parts is achieved for the corresponding signal path.

The switching time of the IF switch matrix is determined principally by the switch-driver circuit since the switching time of the Dual-Gate GaAs FET is extremely fast (0.1 nanoseconds). The capability of the switch-driver circuit to deliver fast turn on and turn off voltages to the second gate of the Dual-Gate GaAs FET depends on the response of the switch driver transistor and on the total capacitance in parallel with the driver transistor output.

The requirements of the switch-driver are summarized as follows:

1. Fast "ON-OFF" Switching Time. The switching time is mainly dependent on the cutoff frequency of the switching transistor, the necessary Gate-2 voltage, and the parasitic capacitance of the circuit associated with the control of the second gate, including the interconnection circuit between modules. The interconnection between the switch driver module output and the switch amplifier module is made by a printed circuit board and glass feedthrus. A shorter switching time could be obtained if both the switch



amplifier and switch driver were fabricated on the same substrate using thin film technology.

2. Low Power Consumption in the "ON" State. The power consumption for the "ON" state is very important because of the 20 "ON" switches which can occur in a 20 x 20 switch matrix.
3. Very Low or preferably no Power Consumption in the "OFF" State. For a switch matrix  $N(N-1)$  of the switches is in "OFF" state. For a 20 x 20 matrix, the number of switches in the "OFF" state, at any time is 380. The block diagram of the switch-driver module is presented in Fig. 4.1. One module is associated with each set of two adjacent crosspoints of the matrix. Each module contains a dual switch-driver stage using high-speed bipolar transistors controlled through an integrated dual flip-flop integrated circuit. The switching is controlled by the signal from the decoder logic of the distribution control unit and triggered by the data transfer signal, also supplied by the DCU.

The schematic of the switch-driver circuit is presented in Fig. 4.2. It is a single transistor switch-driver circuit controlled by a flip-flop circuit, the 54LS74 integrated circuit. The data transfer pulse from the DCU determines the moment when the configuration of the IF switch matrix is initiated. This data transfer pulse is distributed to each driver circuit board by the data transfer circuit (see schematic Fig. 4.3). The PC board lay-out for this circuit is shown in Fig. 4.4. The operation of the switch driver is as follows. If the voltage at the input of the flip-flop supplied by the DCU, is zero, the switch driver circuit output voltage is +0.2 V and the corresponding crosspoint is



ORIGINAL PAGE IS  
OF POOR QUALITY

## SWITCH DRIVER MODULE





Fig. 4.1

## SWITCH DRIVER MODULE




NOTE:  
I-6 VERSION SHOWN; FOR NASN VERSION  
REPLACE R94R1J WITH JUMPER AND  
C56C6 VALUES TO BE 10P


ORIGINAL PAGE IS  
OF POOR QUALITY

Fig. 4.2 Switch Driver Module Schematic

ORIGINAL PAGE IS  
OF POOR QUALITY



DATA TRANSFER CIRCUIT  
Fig. 4.3



NOTES (UNLESS OTHERWISE SPECIFIED):

NOTES (UNLESS OTHERWISE SPECIFIED):  
 1. REFERENCE: AIRWORK, SKEB-N5431.  
 2. REFERENCE: SCHEMATIC, SKEB-N5432.  
 3. SOLID PER 88-5544.

ORIGINAL PAGE IS  
 OF POOR QUALITY

SEE SEPARATE PARTS LIST PL 548-N5430		FORD Aerospace & Communications Corporation 20000 E. 10th Ave., Denver, CO 80231	
DATA TRANSFER PCB ASSY		FORD NO D 11530	
SCALE 1/1		SHEET 1 OF 1	
NASA		TOLERANCES DEC .X DEC .XX DEC .XXX FRACTIONS ANGLES	
MATERIAL SPEC FINISH		APPLICATION UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES DIMENSIONS ARE PER AND 1008 DRILL TOLERANCES ARE PER AND 1008	
DASH NEXT ASSY		D	

Fig. 4.4

turned "ON".

If the voltage at the input is +5 volts, the switch driver output voltage becomes -5.2 volts and the corresponding crosspoint of the matrix is turned "OFF".

Two switch-driver circuits are built on a single substrate using thick-film technology. The thick-film hybrid module controls the switch-amplifiers associated with two adjacent crosspoints of the matrix.

The design approach for the switch-driver circuit is summarized as follows:

- High-speed switch using high-speed switching bipolar transistors MM4049.
- On/off state controlled by a high-speed flip-flop integrated circuit through the DCU data transfer pulse.
- Very low DC power consumption during the "OFF" state.
- Control voltages +0.2 volts for "ON" and -5.2 volts for "OFF" states.
- Two switch-drivers associated with two adjacent crosspoints packaged in a common integrated thick-film module.

The power dissipated of the 54LS74 integrated circuit is 20 mW (5 V @ 4 mA) for two crosspoints. The power dissipated by the switch-driver transistor circuit is about 55 mW per crosspoint in "ON" state.



The power dissipated by the switch-driver in the "OFF" state is about 15 mW per crosspoint. Approximately 10 mW are dissipated in the dual flip-flop IC and about 5 mW in the biasing circuit of the bipolar switching transistor.

Since, at any time, 380 crosspoints of the matrix are "OFF", the total power consumption of the switch-drivers is  $20 \times 0.055 + 380 \times 0.015 = 6.8$  watts.

The module outline of the switch-driver, a 0.85" x 0.58" x 0.15" housing is shown in Fig. 4.5.

The switch-driver is a thick-film hybrid module using chip components and a top view photo of a fabricated switch driver module is presented in Fig. 4.6.

The testing of the switch-driver module presented no difficulties. A dc test of the thick-film resistors and of the dc voltages across the active elements was sufficient to guarantee a good performance under dynamic switching conditions. No tuning or alignment was necessary for the switch-driver modules.


The main components used in the switch driver module are:

Chip Transistors MM4049	2 (ea)
Dual Flip-flop IC 54LS74	1 (ea)
Chip Capacitors 0.1 uF	4 (ea)
Thick Film Alumina Substrate Assembly	1 (ea)
Module Housing	1 (ea)
Cover	1 (ea)

ORIGINAL PAGE IS  
OF POOR QUALITY

REVIEWS		
REV	DESCRIPTION	DATE
1	REVISION 1 WAS "D" SIZE, CORRECTED FOR 1 LAMP	8/29/96

NOTES: UNLESS OTHERWISE SPECIFIED:



NOTE: ALL DIMENSIONS ARE FOR  
REFERENCE ONLY

ORIGINAL PAGE IS  
OF POOR QUALITY

## SOURCE CONTROL DRAWING


DATE		DOW		SEE SEPARATE PARTS LIST PL	
 <b>Ford Aerospace &amp; Communications Corporation</b> Mission Development Laboratories Division, Palo Alto, California 94303		DATE 4/19/81		SIZE <b>C</b>	
DRAWN <i>Lovey</i>		CHECKED _____		FSCM NO <b>11530</b>	
DESIGN ENGINEER _____		DATE _____		SCALE <b>4/1</b>	
DRAFTER _____		DATE _____		SHEET <b>1</b> OF <b>1</b>	
TITLE <b>HOUSING, DRIVER MODULE</b>		CONTRACT NO. _____		_____	
APPLICATION <b>THIRD ANGLE PROJECTION</b>		TOLERANCES: DEC X 1 — DEC XX 2 — DEC XXX 3 — ACCORDANCE WITH ANSI Y14.5 DRILL TOLERANCES ARE PER AND 10387 ANGLES 1 —		_____	
MATL TEKFORM P/N 5137-01		SPEC TEKFORM PRODUCTS CO., ANAHEIM, CA 92806		_____	
SKCB-15745		FINISH		_____	
DASH NEXT ASSY		USED ON		_____	

Fig. 4.5

ORIGINAL PAGE IS  
OF POOR QUALITY

2

1

FIGURE 4.6 Dual Switch Driver Module

The integration of the subassembly components into the switch matrix system is primarily based on the modular concept in which identical subassemblies or modules are individually assembled and tested, and then installed into a larger unit. The following description applies to the switch matrix subassembly.

The switch matrix subassembly was carefully designed. A partition chassis minimized the interaction between crosspoints and improved the electrical performance.

By minimizing the number of different modules the manufacturing and testing of identical modules are simplified and less costly. The reliability of this large system using pre-tested modules is enhanced and the planar layout concept makes the repairability of the system (during assembly and testing) possible.

The 22 x 22 matrix is divided into a 22 x 12 submatrix shown in Figs. 5.1 and 5.2, and a 22 x 10 submatrix is shown in Figs. 5.3 and 5.4. The top and bottom chassis are similar. In the top chassis, two rows of component modules are not installed. In this location, redundant circuits and amplifier modules are installed. The two chassis are interconnected through semi-rigid U-shaped cables. Semi-rigid cables are also used to interconnect the redundant signal paths (connectors A and B, Fig. 5.4).

The top and bottom chassis are folded over and mounted on top of each other using mounting bolts. Top and bottom covers are provided for the chassis.



**Fig. 5.1 Bottom Chassis**





STAGE	SIZE	TYPE	DESCRIPTION
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40
41	41	41	41
42	42	42	42
43	43	43	43
44	44	44	44
45	45	45	45
46	46	46	46
47	47	47	47
48	48	48	48
49	49	49	49
50	50	50	50




Fig. 5.3 Top Chassis

ORIGINAL PAGE IS  
OF POOR QUALITY




Fig. 5.4 Top Chassis



The top chassis (Fig. 5.3) includes 10 output connectors for columns 1 thru 8 of the switch matrix and 2 connectors for the redundant path interconnections. The bottom chassis includes 12 output connectors for columns 9 thru 20 of the switch matrix.

All 20 input connectors for the basic 20 x 20 matrix are installed on the bottom chassis. On the bottom chassis are also installed two connectors used in the redundant signal interconnection. Additional connectors, 22 on each chassis, are used for the RF signal when the two submatrices 22 x 12 and 22 x 10 are interconnected to become a 22 x 22 matrix.

The decoder logic signals from the DCU to each of 484 crosspoints of the matrix are supplied through a set of six 100 pin connectors (A, B, C, on the top chassis and D, E, F on the bottom chassis).

Each chassis is also supplied with the data transfer pulse (ECL voltage -0.8V to -1.85V) from the DCU, through 50 ohm coaxial cables and SMA connectors.

Each chassis is also supplied with the required DC input power through miniature RFI/EMI filters. For proper operation, the matrix needs +5.0 Vdc and -5.2 Vdc supply voltages.

Each chassis has two mounting surfaces. On one surface are installed the input couplers and the switch driver modules; on the opposite surface are installed the switch amplifier modules and the output couplers. Interconnection between the two surfaces of the chassis is by feedthrus supplying the RF and DC control voltages for the switch amplifier modules. For each module (e.g., for each pair of crosspoints of the matrix), there are 6 feedthrus, 2 for the RF input

signal, 2 for the corresponding Gate 2 control voltages from the switch-driver module output, one for +5 volts drain voltage and one for -5.2 volts DC Gate-1 Bias voltage.

The control and DC voltages are provided through the switch driver board assemblies. There are eleven multilayer PC boards (five in the top chassis and six in the bottom chassis). On these boards are soldered all switch-driver modules. Printed traces are used to distribute the DC voltages to each driver module on the board and then ultimately to each switch amplifier module on the other surface of the chassis. This same PC board also distributes the data transfer pulse to each of the switch driver module inputs.

The data signal from the six 100 pin connectors A, B, C,...through F is supplied to the switch driver modules using insulated flexible wires.

The RF signal from the coupled ports of the series connected input couplers is transmitted to the switch amplifier module through the 50 ohm RF feedthrus installed very close to each of the coupled ports of the input couplers. Details on this interfacing are presented in Fig. 5.5.

In each chassis, there is also installed a printed circuit board for the data transfer pulse. This data transfer circuit takes the ECL signal from the distribution control unit and converts it into 12 TTL signals. Each of these data transfer pulses is distributed, with equal propagation delay, to all the switch driver modules corresponding to the crosspoints on a column of the matrix.

The top and bottom view of the top chassis is presented in Figs. 5.3



J 115 50  
 SWLB-N 5419  
 115 50  
 115 50



2-55

and 5.4. The view in Fig. 5.3 shows the input couplers installed on the chassis without covers. The covers over each row of series connected input couplers are installed later. Over the input coupler covers are installed the 5 switch driver boards. Fig. 5.4 shows the switch- amplifier/output coupler side.

On the top chassis is also installed the module containing the two amplifiers needed for wraparound redundant operation.


The top and bottom view of the bottom chassis are presented in Figs. 5.1 and 5.2. The top view in this case (Fig. 5.1 shows the input coupler side, without the coupler covers and switch-driver PC board assemblies. The bottom view (Fig. 5.2) shows the switch amplifier/- output coupler side with the corresponding crosspoint identification numbers marked on each.

Figure 5.6 details the driver-circuit module placement on the driver circuit PC board. Fig. 5.7 shows the details of the multi-layer switch driver board layout including the data transfer pulse distribution printed traces. The layout delays equally the data transfer pulse supplied to each switch driver module. Data signal is supplied to the switch driver module through insulated wires.

Fig. 5.8 shows the location of switch-driver board assemblies and data transfer boards installed on each, top and bottom, chassis.

Fig. 5.9 shows the pin connection for the data signal for each column of the matrix. A, B,...through F are the corresponding 100 pin connectors installed on each chassis.

The integration of the switch matrix assembly starts with the installation of the feedthru using silver epoxy. Next step is the instal-




ORIGINAL PAGE IS  
OF POOR QUALITY



22 X 22 SWITCH MATRIX		SEE SEPARATE PARTS LIST PL	
FORD MANUFACTURING & COMMUNICATIONS CORPORATION		FORD MANUFACTURING & COMMUNICATIONS CORPORATION	
CONCEPTUAL LAYOUT		CONCEPTUAL LAYOUT	
SWITCH MATRIX DRIVER ASSY		SWITCH MATRIX DRIVER ASSY	
MULTILAYER INTERCONNECT BOARD		MULTILAYER INTERCONNECT BOARD	
DATE	1/25/60	DATE	1/25/60
BY	F 11530	BY	F 11530
SKB-N5409		SKB-N5409	
SCALE 4/1		SCALE 4/1	
SHEET 1 OF 1		SHEET 1 OF 1	

Fig. 5.6 Switch Driver PC Board





ORIGINAL PAGE IS  
OF POOR QUALITY



Switch-Driver P.C. Board Assemblies

Fig. 5.8



INPUT PORTS

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
F	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 22
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 21
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 20
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 19
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 18
E	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 17
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 16
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 15
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 14
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 13
D	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 12
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 11
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 10
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 9
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 8
C	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 7
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 6
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 5
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 4
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 3
B	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 2
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y A
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y B
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y C
A	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 10
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 9
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 8
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 7
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 6
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 5
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 4
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 3
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 2
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y 1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y A
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y B
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y C
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y D
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	Y E

Fig. 5.9

MSM Pin Location Diagram

lation of input and output couplers with silver-epoxy preforms using special alignment and holding down tools.

A summary of the steps used to assemble the unit is the following:

1. Install feedthrus
2. Install input and output couplers
3. Install input coupler covers
4. Install and bond 50 ohm through transmission line carriers
5. Install input and output connectors
6. Test input/output coupler insertion loss for each crosspoint  
of the matrix
7. Remove 50 ohm transmission line carriers
8. Install switch driver board assemblies
9. Install data transfer board
10. Install connectors and RFI/EMI filters
11. Solder and interconnect DC, data, and data transfer signals
12. Test switch drivers and output voltages for the switch amplifier  
modules.
13. Install switch amplifier modules biasing substrate assemblies,  
and redundant amplifiers.
14. Align and tune each crosspoint
15. Install switch amplifier module covers
16. Mount together top and bottom chassis, install covers, and  
install interconnect semi-rigid cables
17. Perform acceptance tests

## 6.0 DISTRIBUTION CONTROL UNIT (DCU)

The distribution control unit has been designed to exercise control over a communication switch matrix consisting of 484 crosspoints even though only 76 active crosspoints are provided for the proof-of-concept model. The control is exercised by a preprogrammed memory. Sequential readout of memory contents determines a sequence of switching configurations connecting 20 input ports with 20 output ports. Two spare paths are provided for redundancy. The sequence is repeated over a time interval called a frame.

### 6.1 Block Diagram

A block diagram of the DCU is shown in Figure 6.1. It consists of the following functional blocks:

1. Oscillator and countdown chain
2. Frame Sync Generator
3. Memory
4. Memory Address Counter
5. State Duration Counter
6. Sequential Pulse Generator
7. 22 Decoders

### 6.2 The task of each functional component is described below:

#### ● Countdown Chain

It starts with a 4 MHz oscillator and provides the following frequencies: 4 MHz for the sequential pulse generator, 2 MHz for the state duration counter, 1 MHz and 1 KHz for the frame sync generator and any




Figure 6.1  
Block Diagram - 20 x 20 PDC Distribution  
Control Unit

other timing required by the circuit. Oscillators at other frequencies can be used by simple substitution to change the operating speed or frame duration of the system.

The timing diagram is presented in Fig. 6.2 and the timing circuit schematic in Fig. 6.3.

- Frame Sync Generator

The frame sync generator provides a pulse at 1 KHz repetition rate and 1 usec wide. The frame period for the DCU is 1 ms.

Duration =  $1/f$  , where  $f = 1 \text{ KHz}$ .

The minimum duration of a switching configuration, otherwise called a switching state is 1 usec (  $T_2 = 1/f$  where  $f = 1 \text{ MHz}$  ).

- Memory

The memory required to operate the matrix is a random access memory (RAM, 124 bits wide and 256 words deep. It consists of 3l 54C920 ICs having a 256 x 4 configuration (see Fig. 6.4 and 6.5). It requires 8 address lines. Of the 124 outputs available, 110 are used to define matrix configuration, 11 outputs are used to determine duration of each switching state and 3 are spares (all 111's).

The memory is programmed by specially designed programming circuit part of the special test equipment see Task 2.5.3).

- Memory Address Counter

This is an 8 bit up-counter and supplies the 8 address lines to the memory. It is cleared by the frame sync. It is advanced by a pulse generated at the termination of each switching state. It goes through



ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 6.2 Timing Diagram of Pulses  
for the S.T. Generator

## 20 X 20 SWITCH MATRIX TIMING CIRCUIT

ORIGINAL PAGE IS  
OF POOR QUALITY




Fig. 6.3



ORIGINAL PAGE IS  
OF POOR QUALITY




Fig. 6.5 Memory Diagram #2



all possible 256 states if the sum of all switching state durations adds up to 1m sec or less. Otherwise, the frame sync will clear the counter before all states are reached.(see Fig. 6.6)

- State Duration Counter

This is an 11 stage up-counter which determines the duration of a state. It is preloaded at the termination of each switching state by an 11 bit number from memory. When preloaded with a number N, it takes  $2048-N$  clocks for the counter to reach overflow (all ones state). Since the clock frequency advancing this counter is 2 MHz, the duration of a state is  $(2048-N)/2$  microseconds where N is the preloaded state duration.

- Sequential Pulse Generator

The sequential pulse generator generates a series of pulses referenced in time to an input. Each pulse follows the other in intervals of n input clock periods of 250 nsec. Each pulse is also 250 nsec wide. The pulses are used to advance the memory address counter and to transfer data from memory to the switch drivers.

The reference inputs to the pulse generator are the frame sync or the overflow from the state duration counter.





- Decoders

There are 22 decoders in the DCU (see Figs. 6.7 and 6.8). Each decoder controls one of the 22 columns. A decoder requires 5 inputs from memory and provides 22 outputs, one of which is active. These outputs go to the microwave switch matrix, one output for each crosspoint. A data transfer pulse from the sequential pulse generator transfers the data from the decoders to the storage elements of the switch drivers in the switch matrix.

- Dynamic Circuit Operation

After the desired program has been loaded into the RAM, the DCU may be switched to dynamic operation. In this mode, the memory address counter is advanced by a pulse coming from the sequential pulse generator and cleared at the beginning of each frame, every millisecond.

As may be seen from the block diagram, the sequential pulse generator receives two inputs; the frame sync from the count-down chain and the overflow from the state duration counter. The pulse generators respond to the input by generating a sequence of 3 pulses related in time to the input as shown in Figure 6.2.

The reference  $t_0$  represents the rising edge of either the frame sync or the overflow. The frame sync clears the memory address counter, the overflow does not affect the address counter directly. What these two pulses have in common is that they both cause a change in the counter output address lines at  $t_0$  and  $t_1$  respectively; the frame sync does it directly, the overflow via the ABC pulse which advances the address counter. Note that the ABC pulse following the frame sync is ineffective because of the clear input at the address counter.




Fig. 6.7 Output Decoder I




Fig. 6.8 Output Decoder II



Pulse BCD transfers the data to the tri-state output buffer of the memory at  $t_2$ .

Pulse DEF transfers the data to storage elements of the switch drivers at  $T_3$ .

- Change in a Switching Configuration

A change in matrix configuration is initiated either by the frame sync or the overflow. The sequence of events is as follows:

1. The frame sync at  $t_0$ , or the overflow at  $t_1$  initiates a change of state in the address counter. The 8 output address lines begin to change and reach the new state in about 50 ns.
2. At  $t_1$ , a new set of data (11 bits), which will determine the duration of the next matrix configuration is loaded from memory into state duration counter. This is done by a combination of (FR.SYNC + OVERFL.). 2 MHz clock.
3. At  $t_2$ , the memory data pointed to by the new address are loaded into the tri-state output buffer of the memory. About 25 nanoseconds later, they appear at the output of the decoders.
4. At  $t_3$ , the new decoded memory data are loaded into the storage elements of the switch drivers. The instant  $t_3$  is actually the beginning of a new configuration period.

### 6.3 Events in One Frame

The beginning of a frame occurs at the leading edge of frame sync, which sets the address counter to zero. The word contained at this location in memory determines the matrix configuration in this switch-



ing state and its duration  $T_0$ .

At the end of  $T_0$ , the state duration counter overflows, the memory address counter is incremented and the next state  $T_1$  begins determined by the memory word in the new address location.

These events are repeated until all memory locations from  $T_0$  to  $T_{255}$  are stepped through and the memory address counter reverts to zero. Each stop corresponds to a separate switching state, and at most 256 states are possible. To achieve this, the following condition must be satisfied  $255 T_n = 1$  msec (frame period). The reason for it is that the frame sync is a forcing function and clears the address counter irrespective of the state the counter is in.

The duration of a switching state is measured in the number of clock periods advancing the state duration counter (2 MHz). The minimum duration is 2 clock periods or 1 usec, the maximum duration is a frame period or 1 msec.

A program stored in the memory gives an invariant sequence of configurations repeated every frame. To change the sequence, the memory must be reprogrammed.

The assembled DCU which includes in it the special memory load circuit is presented in Fig. 6.9. The parts list for the DCU is presented in Table 6.1.




FIGURE 6.9 DISTRIBUTION CONTROL UNIT

TABLE 6.1  
PARTS LIST FOR DCU

ORIGINAL PAGE IS  
OF POOR QUALITY

#### 6.4 Parts List

Description	Part Number	Quantity
2 Input NAND	54LS00	3
2 Input NOR	54LS02	2
Hex-inverter	54S04	3
Hex inverter (open collector)	54LS07	2
Counter-binary	54LS393	3
Flip flop	54LS74	2
Counter-decade	54LS90	1
3 to 8 decoder	54LS138	22
4 to 16 decoder	54LS154	22
Shift register	54LS164	1
Counter-binary	93165	5
256 x 4 CMOS memory	54C920	31
Resistive DIP	898-3-1K	1
	899-3-47	1
Oscillator	C-790355 (Bliley)	1

#### 7.0 Complete Unit

The microwave switch matrix interconnected through the six one hundred pin cables to the distribution control unit is shown in the photograph of Figure 7.1.






Fig. 7.1 20 x 20 MICROWAVE SWITCH MATRIX SYSTEM  
(Proof-of-Concept Model)

III. POC MODEL FINAL TEST DATA



## 1.0 INTRODUCTION

The main objective of this section is to present the test data obtained on the 20 x 20 switch-matrix proof-of-concept model.

The testing of the POC model included functional performances and thermal-vacuum tests and was conducted at Ford Aerospace and Communications Corporation in accordance with the developed test plans and procedures. Main performance tests were conducted in the presence of Mr. E. W. Spisz, NASA Program Manager, starting November 1, 1982. All test data results and POC test analysis have been compiled in a comprehensive manner including test details, plots, test set-ups, and performance statistical analysis.

## 2.0 PERFORMANCE SUMMARY AND MATRIX DESCRIPTION

The POC model switch-matrix performance achieved or exceeded the desired specification in nearly all required areas. Matrix configuration included 20 inputs and 20 outputs with 76 active crosspoints spread throughout matrix. Two levels of wrap-around redundancy were included to adequately simulate continued operational capability in the event of two separate crosspoint failures. A complete summary of the matrix specifications is shown in Table 2.1 with a photo of the complete microwave matrix and distribution control unit shown in Figure 2.1. Figures 2.2 and 2.3 show the location of all crosspoints within the matrix as well as the location of the input coupler rows and the output coupler rows. Table 2.2 summarizes all crosspoint information for the 20 x 20 switch matrix including the dynamic and static DCU codes.

## SPECIFICATION VS PERFORMANCE

PARAMETER	SPECIFICATION	PERFORMANCE
MATRIX SIZE CONNECTIVITY	20 x 20 76 ACTIVE X-POINTS	20 x 20 76 12 ACTIVE INPUTS 8 ACTIVE OUTPUTS
FRAME DURATION	1 ms	1 ms
NUMBER OF STATES PER FRAME	N/A	256
RECONFIGURATION RATE	2 $\mu$ s	1 $\mu$ s
SWITCHING SPEED	10 ns	5 ns
IF FREQUENCY	3.5 TO 6.00 GHz	3.5 TO 6.0 GHz
IF BANDWIDTH	2.5 GHz	2.5 GHz
INSERTION LOSS	18 dB	20 dB
GAIN/INSERTION LOSS RIPPLE	1.0 dB PER 1 GHz	< 1 dB PER 1 GHz
PHASE LINEARITY	$\pm$ 5 DEGREES	$\pm$ 5 DEGREES
ISOLATION	40 dB	> 45 dB
INPUT VSWR	1.5:1	< 1.5:1
OUTPUT VSWR	1.5:1	1.5:1
INPUT SIGNAL LEVEL	-30 dBm $\pm$ -10 dBm	-15 dBm $\pm$ +10 dBm
1 dB COMPRESSION POINT	N/A	+16 dBm
MAX INPUT SIGNAL	+10.0 dBm	> +16 dBm
NOISE LEVEL (BELOW OUTPUT LEVEL)	35 dB	> 50 dB AT -5 dBm INPUT
	N/A	18.75" x 19" x 3.25"
	N/A	17" x 17" x 3.25"
CONSUMPTION (76 CROSSPOINTS)		5.7 WATTS 6.25 WATTS
WEIGHT (76 CROSSPOINTS)		
	N/A	8.685 kg (19 lb, 3 oz)
	N/A	4.900 kg (10 lb, 13 oz)


 Ford Aerospace &  
Communications Corporation

FIGURE 2.1

ORIGINAL PAGE 18  
OF POOR QUALITY

# CROSSPOINT LOCATION DIAGRAM




FIGURE 2.2



ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 2.1  
MATRIX CROSSPOINT'S TABLE

Cross- point #	Locat. Code In/Out	Input Port	Output Port	Sw.Ampl Module S/N	Reverse 5 dig. code	Conn. Pin #	Alternate Connection	SW DR BD
1	0303	03	03	12	01000	B-3		
2	0403	04	"		11000	B-4		
3	0503	05	"	24	00100	B-5		
4	0603	06	"		10100	B-6		
5	0703	07	"	25	01100	B-7	0701+0103/(67+71)	
6	0703	08	"		11100	B-8	0801+0103/(68+71)	
7	1103	11	"	20	01010	B-11		
8	1203	12	"		11010	B-12		
9	1703	17	"	27	00001	B-17		
10	1803	18	"		10001	B-18		
11	2103	21	"	26	00101	B-21	2102+0203/(69+72)	
12	2203	22	"		10101	B-22	2202+0103/(70+72)	2
13	0304	03	04	15	01000	B-29		
14	0404	04	"		11000	B-30		
15	0504	05	"	3	00100	B-31		
16	0604	06	"		10100	B-32		
17	0704	07	"	17	01100	B-33		
18	0804	08	"		11100	B-34		
19	0305	03	05	22	01000	B-54		
20	0405	04	"		11000	B-55		
21	0505	05	"	4	00100	B-56		
22	0605	06	"		10100	B-57		
23	0705	07	"	23	01100	B-58		
24	0805	08	"		11100	B-59		3



ORIGINAL PAGE IS  
OF POOR QUALITY

Cross-point #	Locat. Code In/Out	Input Port	Output Port	Sw. Ampl Module S/N	Reverse 5 dig. code	Conn. Pin #	Alternate Connection	SW DR BD
25	0306	03	06	5	01000	B-78		3
26	0406	04	"		11000	B-79		
27	0506	05	"	28	00100	B-80		
28	0606	06	"		10100	B-81		
29	0706	07	"	21	01100	B-82		
30	0806	08	"		11100	B-83		
31	0307	03	07	13	01000	C-3		
32	0407	04	"		11000	C-4		
33	0507	05	"	19	00100	C-5		
34	0607	06	"		10100	C-6		
35	0707	07	"	7	01100	C-7		
36	0807	08	"		11100	C-8		4
37	1107	11	"	6	01010	C-11		
38	1207	12	"		11010	C-12		
39	1707	17	"	16	00001	C-17		
40	1807	18	"		10001	C-18		
41	2107	21	"	8	00101	C-21		
42	2207	22	"		10101	C-22		
43	0713	07	13	41	01100	D-58		
44	0813	08	"		11100	D-59		
45	1113	11	"	39	01010	D-62		
46	1213	12	"		11010	D-63		7
47	1713	17	"	40	00001	D-68		
48	1813	18	"		10001	D-69		
49	2113	21	"	38	00101	D-72		
50	2213	22	"		10101	D-73		
51	0717	07	17	33	01100	E-58	0701+0117/(57+73)	
52	0817	08	"		11100	E-59	0801+0117/(58+73)	
53	1117	11	"	37	01010	E-62		
54	1217	12	"		11010	E-63		9

ORIGINAL PAGE IS  
OF POOR QUALITY

Cross-point #	Locat. Code In/Out	Input Port	Output Port	Sw. Ampl Module S/N	Reverse 5 dig. code	Conn. Pin #	Alternate Connection	SW DR BD
55	1717	17	"	36	00001	E-68		9
56	1817	18	"		10001	E-69		
57	2117	21	"	34	00101	E-72	2102+0217/(59+74)	
58	2217	22	"		10101	E-73	2202+0217/(70+74)	
59	0722	07	22	32	01100	F-82	0701+0122/(57+75)	
60	0822	08	"		11100	F-83	0801+0122/(68+75)	
61	1122	11	"	31	01010	F-86		
62	1222	12	"		11010	F-87		11
63	1722	17	"	30	00001	F-92		
64	1822	18	"		10001	F-93		
65	2122	21	"	29	00101	F-96	2102+0222/(59+75)	
66	2222	22	"		10101	F-97	2202+0222/(70+75)	
Redundant Path								

67	0701	07	01	14	01100	A-58		
68	0801	08	"		11100	A-59		
69	2102	21	02	11	00101	A-96		1
70	2202	22	02		10101	A-97		
71	0103	01	03	18	00000	B-1		2
72	0203	02	03		10000	B-2		
73	0117	01	17	35	00000	E-52		9
74	0217	02	16		10000	E-53		
75	0122	01	22	2	00000	F-76		11
76	0222	02	22		10000	F-77		

\* Wraparound Amplifier : Module S/N 39

### 3.0 PROOF OF CONCEPT MODEL TEST DATA

An extensive amount of testing was completed on the 20 x 20 switch-matrix POC model. A table summarizing all tests performed is shown in Table 3.1.

TABLE 3.1  
POC MODEL IF SWITCH MATRIX SYSTEM  
TOP LEVEL TEST PLAN

D E S C R I P T I O N	Number of Crosspoints to be Tested (minimum)									
	Manual (M), Auto (A) or Semiautomatic (S) Test									
	Special Test Equipment									
	Room Conditions									
	Thermal Vacuum (2 X-Point Mod. only)									
	After Thermal Vacuum Tests									
	Swept Measurement									
	Center Frequency									
COMMENTS										
FUNCTIONAL SWITCHING										
-CONNECTIVITY	66		x	x						Data Sheet #4
-ROUTING	66		x	x						Data Sheet #4
-RECONFIGURATION	12	x		x						Data Sheet #5
-BROADCAST	12	x	x	x						Data Sheet #6
-REDUNDANCY	4	x		x			x			Data Sheet #7
ELECTR. PERFORMANCE										
-INSERTION LOSS	66	A		x		2	x			Data Sheet
-FLATNESS	66	A		x		2	x			
-ISOLATION	66	A/M		x			x			
-BANDWIDTH	66	A		x			x			
-INPUT VSWR	66	A		x			x			
-OUTPUT VSWR	10	A/M		x			x			Data Sheet #13
-1-DB COMPRESS	4	S		x				x		Data Sheet #8
-PHASE LINEARITY	4	S		x			x			Data Sheet #8
-DC INPUT IF MX		M		x	x	x				Data Sheet #2
-DC INPUT DCU		M		x	x	x				Data Sheet #2
-SWITCHING SPEED	6	M		x				x		Data Sheet #3
-STABILITY, SPURS	66	M*		x						Data Sheet #10
-NOISE	4	M		x				x		Data Sheet #9

Note: See Data Sheet #12 for thermal-vacuum test results.  
See Data Sheet #1 for matrix outline, weight, size, etc.

### 3.1 Mechanical and DC Power Specifications

Section 3.1.1 outlines all major mechanical specifications for the 20 x 20 switch-matrix POC model. These specifications include size and weight parameters as well as a detailed drawing of the microwave switch matrix. Section 3.1.2 provides detailed DC power consumption in various matrix modes of operation, including the Broadcast Mode.



ORIGINAL PAGE IS  
OF POOR QUALITY

3.1.1

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

TEST DATA SHEET #1

MECHANICAL CHARACTERISTICS

SIZE: See Outline Drawing

IF SWITCH MATRIX: 18-3/4" x 19" x 3-1/4"

DISTRIBUTION CONTROL UNIT: 17" x 17" x 3-1/4"  
(including DCU Programmer)

WEIGHT

IF SWITCH MATRIX:

Top Chassis (48 Crosspoints):	4385 grams	(9 Lbs, 11 oz.)
Bottom Chassis (28 Crosspoints):	4300 grams	(9 Lbs, 8 oz.)
Total Weight (including base and covers) :	19335 grams	(42 Lbs, 10 oz.)

DISTRIBUTION CONTROL UNIT: 4900 grams (10 Lbs, 13 oz.)

Interconnect Cables and Connectors: 1.910 grams (4 Lbs, 3 oz.)

[illegible]

P.O.C Model Outline Drawing

3-12

ORIGINAL PAGE IS  
OF POOR QUALITY

3.1.2

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

TEST DATA SHEET #2

POWER CONSUMPTION

Summary

See Table 3.1.2.1

SWITCH MATRIX:

a. All crosspoints "OFF"

Top Chassis*	285 mA @ +5.0 Vdc 87 mA @ -5.2 Vdc
Bottom Chassis**	91 mA @ +5.0 Vdc 67 mA @ -5.2 Vdc
<hr/>	
Total	376 mA @ +5.0 Vdc 154 mA @ -5.2 Vdc

b. Fully Operational Matrix \*\*\*

Top Chassis (5 X-Points):	600 mA @ +5.0 Vdc 123 mA @ -5.2 Vdc
Bottom Chassis (3 X- Points):	315 mA @ +5.0 Vdc 87 mA @ -5.2 Vdc
Top and Bottom Chassis: (Total)	915 mA @ +5.0 Vdc 210 mA @ -5.2 Vdc

DISTRIBUTION CONTROL UNIT

a. DC Current:	1200 mA @ +5.0 Vdc 50 mA @ -5.2 Vdc
----------------	--

\* 48 active crosspoints plus dual redundant amplifier module (See Note 1)

\*\* 28 active crosspoints

\*\*\* 12 inputs, 8 outputs, no redundant paths

(average current consumption for 8 crosspoints "ON" ,static mode)

Note 1: The consumption of the dual redundant amplifier module

is: 120 mA @ +5.0 Vdc

1.8 mA @ -5.2 Vdc

ORIGINAL PAGE 19  
OF POOR QUALITY

POWER CONSUMPTION (Summary)

SWITCH MATRIX (78 crosspoints, fully operational, 8 crosspoints "ON", static mode, average)	4.58 watts @ +5.0 V <u>1.09 watts @ -5.2 V</u>
TOTAL	5.67 Watts
DISTRIBUTION CONTROL UNIT	
	6.00 watts @ +5 V <u>0.26 watts @ -5 V</u>
TOTAL	6.26 watts
TOTAL CONSUMPTION	11.77 watts

Table 3.1.2.1

DC Consumption In the Broadcast Static Mode of Operation

INP	CROSSPOINTS "ON"	@ =5.0 Vdc				@ -5.2 Vdc			
		TT	BT	TOT	DCU	TT	BT	TOT	DCU
		mA	mA	mA	mA	mA	mA	mA	mA
7	5,17,23,29,35,43,51,and 59	580	345	925	1200	124	87	211	45
8	6,18,24,30,36,44,52,and 60	615	292	907	1200	123	87	211	50
21	11,41,49,57,and 65	375	285	660	1200	102	87	189	50
22	12,42,50,58,and 66	380	293	673	1200	98	86	184	48
	All Crosspoints "OFF"	285	91	376	1200	87	67	154	51

TT=Top Chassis  
BT=Bottom Chassis  
TOT=Total

Tested by:

*A. Anderson*

A. Anderson

Date: 11/15/1982

### 3.2 Time Domain Tests

Many different time domain tests were performed to demonstrate the capability of the 20 x 20 POC Model switch-matrix to operate in a TDMA mode. Switching speed tests were performed on several different crosspoint combinations to reveal the "ON" to "OFF" and "OFF" to "ON" transition characteristics. Connectivity tests were performed on all 66 active crosspoints to insure proper dynamic and static mode operation. Tests were performed to demonstrate the reconfiguration rate characteristics and also the broadcast mode of operation.



3.2.1

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

TEST DATA SHEET #3

SWITCHING SPEED TEST

Definition: The switching speed is defined as the duration between 10% and 90% of the RF output signal voltage at the output port of the IF Switch Matrix when a crosspoint is turned "OFF" or "ON".

Test Setup: See Figure 3.2.1.1


Test Conditions: Frequency 4750 MHz.  
RF Output Voltage: 20 mV peak (detected signal)  
RF Input Level: 0 dBm max.

Test Procedure: The DCU is programmed to alternatively switch "ON" and "OFF" pairs of crosspoints on the same column of the matrix for durations of 5 us corresponding to 200 states during the lms frame duration. The switched signal is visualized and switching speed is determined on the sampling scope screen.

Switching speed and rise and fall time durations are recorded in Table 3.2.1.1. Attach polaroid photographs. The following crosspoints will be tested: #11, 12, 41, 42, 65, 66, 6, 16, 60, 1, Redundant #'s 6, 12 and 60.

The programming code for the 6 tests are presented in Table 3.2.1.2.

ORIGINAL PAGE IS  
OF POOR QUALITY



SWITCHING SPEED TEST SET UP

FIGURE 3.2.1.1

ORIGINAL PAGE 18  
OF POOR QUALITY

TABLE 3.2.1.1  
SWITCHING SPEED TESTS AND TEST DATA

Test #	Input Ports	Output Port	Crosspoints Tested	Reconfig. Speed ** (ns)	Rise Time (ns)	Fall Time (ns)	Comments
1A	22	3	12 11				
1B	and	7	42 41		<5	<5	
1C	21	22	66 65				
2A	22	3	12 6				
2B	and	7	42 36		<5	<5	
2C	8	22	66 60				
3A	22 and	3	12 1		<5	<5	
3B	3	7	42 31				
4	22	3	12 12(R) *		<5	<5	
5	22 & 8	3	12 6(R) *		<5	<5	
6		22	66 60(R) *		<5	<5	

\* R = Redundant Path

\*\* See attached photos for different crosspoint locations and switching order.

Tested by: A. Anderson  
A. Anderson

Date: 11/11/1982


ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.2.1.2  
SWITCHING SPEED DCU PROGRAMMING CODES

	01	03	05	07	09	11	13	15	17	19	21	23	25	27	29	
	00	02	04	06	08	10	12	14	16	18	20	22	24	26	28	30
55,42,12	F	F	7	D	F	F	F	7	D	F	F	F	F	F	F	F
65,41,11	F	F	3	D	F	F	F	3	D	F	F	F	F	F	F	F
55,42,12	F	F	7	D	F	F	F	7	D	F	F	F	F	F	F	F
60,36,6	F	F	F	9	F	F	F	F	9	F	F	F	F	F	F	F
42,12	F	F	7	D	F	F	F	F	F	F	F	F	F	F	F	F
31,1	F	F	B	8	F	F	F	B	8	F	F	F	F	F	F	F
12	F	F	7	D	F	F	F	F	F	F	F	F	F	F	F	F
12R	F	B	6	8	F	F	F	F	F	F	F	F	F	F	F	F
12	F	F	7	D	F	F	F	F	F	F	F	F	F	F	F	F
6R	7	E	3	8	F	F	F	F	F	F	F	F	F	F	F	F
55	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
60R	7	E	F	F	F	F	F	F	F	F	F	F	F	F	F	F
All Off	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F

Note: 6R, 12R and 60R are redundant paths corresponding to crosspoints #'s  
6, 12, and 60


ORIGINAL PAGE IS  
OF POOR QUALITY




STATE DURATION

1  $\mu$ s "ON"

4  $\mu$ s "OFF"



FALL TIME CROSSPOINT #12




RISE TIME CROSSPOINT # 12

SWITCHING SPEED TEST


3-20



ORIGINAL PAGE IS  
OF POOR QUALITY



X-POINT #12 SWITCHED "OFF"  
X-POINT #11 SWITCHED "ON"




X-POINT #11 SWITCHED "OFF"  
X-POINT #12 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT


ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-POINT #12 SWITCHED "OFF"  
X-POINT #1 SWITCHED "ON"

11/11/1982




X-POINT #1 SWITCHED "OFF"  
X-POINT #12 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT


ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-POINT #12 SWITCHED "OFF"  
X-POINT #6 SWITCHED "ON"

11/11/1982




X- POINT #6 SWITCHED "OFF"  
X- POINT #12 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT


ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-POINT #36 SWITCHED "OFF"  
X-POINT #42 SWITCHED "ON"

11/11/1982




X-POINT #42 SWITCHED "OFF"  
X-POINT #36 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT




ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-POINT #42 SWITCHED "OFF"  
X-POINT #31 SWITCHED "ON"




X-POINT #31 SWITCHED "OFF"  
X-POINT #42 SWITCHED "ON"


SWITCHING SPEED MEASUREMENT



ORIGINAL PAGE IS  
OF POOR QUALITY



CROSSPOINTS #'s 41 AND 42  
t = to #42 Switched "OFF"  
#41 Switched "ON"




CROSSPOINTS #'s 41 AND 42  
t = to #41 Switched "OFF"  
#42 Switched "ON"

SWITCHING SPEED MEASUREMENT


ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-POINT #65 SWITCHED "OFF"  
X-POINT #66 SWITCHED "ON"

11/11/1982




X-POINT #66 SWITCHED "OFF"  
X-POINT #65 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT


ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-POINT #60 SWITCHED "OFF"  
X-POINT #66 SWITCHED "ON"

11/11/1982




X-POINT #66 SWITCHED "OFF"  
X-POINT #60 SWITCHED "ON"


SWITCHING SPEED MEASUREMENT

ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-POINT #12 SWITCHED "OFF"  
X-POINT #6R SWITCHED "ON"




X-POINT #6R SWITCHED "OFF"  
X-POINT #12 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT




ORIGINAL PAGE IS  
OF POOR QUALITY

11/11/1982



X-Point #12 SWITCHED "OFF"  
X-POINT #12R SWITCHED "ON"

11/11/1982



X-POINT #12R SWITCHED "OFF"  
X-POINT #12 SWITCHED "ON"

SWITCHING SPEED MEASUREMENT



ORIGINAL PAGE IS  
OF POOR QUALITY

### 3.2.2

#### ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

#### TEST DATA SHEET #4

#### CONNECTIVITY TEST

Definition: Connectivity is defined as the capability of the matrix to connect any input port (#'s 3 thru 22) to any combination of 8 output ports (#'s 3, 4, 5, 6, 7, 13, 17 and 22) on a one-to-one basis. This qualitative test will check static and dynamic switching operation of all 66 active crosspoints of the matrix.

Test Setup: See Figure 3.2.2.1.

Test Conditions: Frequency 4750 MHz  
RF Input Level 0 dBm max.  
RF Output Voltage: 20 mV peak (detected voltage)  
Switching Mode: a) Static and  
b) Dynamic (10 alternate  
states per frame, 100 us "ON"  
and 100 us "OFF")



Test Procedure: DCU is programmed to switch on-off each crosspoint for durations of 100 us. The RF or the detected RF signal is visualized on a sampling oscilloscope or a wideband oscilloscope triggered by the frame sync signal. Check appropriate box for normal connectivity operation of each crosspoint. See Table 3.2.2.1 for programming codes.

Tested by: A. Anderson

A. Anderson

Date: 11/5/1982

ORIGINAL PAGE IS  
OF POOR QUALITY



CONNECTIVITY TEST SET UP.

FIGURE 3.2.2.1

ORIGINAL PAGE IS  
OF POOR QUALITY

CONNECTIVITY TEST DATA

Crosspoint #	1	3	5	7	9	11	13	15	17	19	21
	2	4	6	8	10	12	14	16	18	20	22
Static	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Dynamic	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Crosspoint #	23	25	27	29	31	33	35	37	39	41	43
	24	26	28	30	32	34	36	38	40	42	44
Static	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Dynamic	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Crosspoint #3	45	47	49	51	53	55	57	59	61	63	65
	46	48	50	52	54	56	58	60	62	64	66
Static	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Dynamic	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Tested by: A. Anderson  
A. Anderson

Date: 11/5/1982

ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.2.2.1.

CROSSPOINT CODES for STATIC MODE OF OPERATION

	01	03	05	07	09	11	13	15	17	19	21	23	25	27	29	
	00	02	04	06	08	10	12	14	16	18	20	22	24	26	28	30
X-Point 1	F	F	B	8	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 2	F	F	F	8	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 3	F	F	3	9	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 4	F	F	7	9	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 5	F	F	B	9	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 6	F	F	F	9	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 7	F	F	B	A	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 8	F	F	F	A	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 9	F	F	3	C	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 10	F	F	7	C	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 11	F	F	3	D	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 12	F	F	7	D	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 13	F	F	F	7	1	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 14	F	F	F	F	1	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 15	F	F	F	7	2	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 16	F	F	F	F	2	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 17	F	F	F	7	3	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 18	F	F	F	F	3	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 19	F	F	F	F	F	2	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 20	F	F	F	F	F	3	F	F	F	F	F	F	F	F	F	0 0 0



ORIGINAL PAGE IS  
OF POOR QUALITY

CROSSPOINT CODES for STATIC MODE OF OPERATION

	01	03	05	07	09	11	13	15	17	19	21	23	25	27	29														
	00	02	04	06	08	10	12	14	16	18	20	22	24	26	28	30													
X-Point 21	F	F	F	F	F	4	E	F	F	F	F	F	F	F	F	F	0	0	0										
X-Point 22	F	F	F	F	F	5	E	F	F	F	F	F	F	F	F	F	F	0	0	0									
X-Point 23	F	F	F	F	F	6	E	F	F	F	F	F	F	F	F	F	F	F	0	0	0								
X-Point 24	F	F	F	F	F	7	E	F	F	F	F	F	F	F	F	F	F	F	0	0	0								
X-Point 25	F	F	F	F	F	F	5	C	F	F	F	F	F	F	F	F	F	F	F	0	0	0							
X-Point 26	F	F	F	F	F	F	7	C	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0						
X-Point 27	F	F	F	F	F	F	9	C	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0						
X-Point 28	F	F	F	F	F	F	B	C	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0						
X-Point 29	F	F	F	F	F	F	D	C	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0					
X-Point 30	F	F	F	F	F	F	F	C	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0					
X-Point 31	F	F	F	F	F	F	F	B	8	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0				
X-Point 32	F	F	F	F	F	F	F	F	8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0			
X-Point 33	F	F	F	F	F	F	F	3	9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0			
X-Point 34	F	F	F	F	F	F	F	7	9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0		
X-Point 35	F	F	F	F	F	F	F	B	9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0		
X-Point 36	F	F	F	F	F	F	F	F	9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0	
X-Point 37	F	F	F	F	F	F	F	B	A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0	
X-Point 38	F	F	F	F	F	F	F	F	A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0
X-Point 39	F	F	F	F	F	F	F	3	C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0
X-Point 40	F	F	F	F	F	F	F	7	C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0

ORIGINAL PAGE IS  
OF POOR QUALITY

CROSSPOINT CODES for STATIC MODE OF OPERATION

	01	03	05	07	09	11	13	15	17	19	21	23	25	27	29							
	00	02	04	06	08	10	12	14	16	18	20	22	24	26	28	30						
X-Point 41	F	F	F	F	F	F	3	D	F	F	F	F	F	F	F	F	0	0	0			
X-Point 42	F	F	F	F	F	F	7	0	F	F	F	F	F	F	F	F	F	0	0	0		
X-Point 43	F	F	F	F	F	F	F	F	F	F	F	5	E	F	F	F	F	F	0	0	0	
X-Point 44	F	F	F	F	F	F	F	F	F	F	F	7	E	F	F	F	F	F	F	0	0	0
X-Point 45	F	F	F	F	F	F	F	F	F	F	F	A	E	F	F	F	F	F	F	0	0	0
X-Point 46	F	F	F	F	F	F	F	F	F	F	F	B	E	F	F	F	F	F	F	0	0	0
X-Point 47	F	F	F	F	F	F	F	F	F	F	F	0	F	F	F	F	F	F	F	0	0	0
X-Point 48	F	F	F	F	F	F	F	F	F	F	F	1	F	F	F	F	F	F	F	0	0	0
X-Point 49	F	F	F	F	F	F	F	F	F	F	F	4	F	F	F	F	F	F	F	0	0	0
X-Point 50	F	F	F	F	F	F	F	F	F	F	F	5	F	F	F	F	F	F	F	0	0	0
X-Point 51	F	F	F	F	F	F	F	F	F	F	F	F	F	F	5	E	F	F	F	0	0	0
X-Point 52	F	F	F	F	F	F	F	F	F	F	F	F	F	F	7	E	F	F	F	0	0	0
X-Point 53	F	F	F	F	F	F	F	F	F	F	F	F	A	E	F	F	F	F	F	0	0	0
X-Point 54	F	F	F	F	F	F	F	F	F	F	F	F	B	E	F	F	F	F	F	0	0	0
X-Point 55	F	F	F	F	F	F	F	F	F	F	F	F	0	F	F	F	F	F	F	0	0	0
X-Point 56	F	F	F	F	F	F	F	F	F	F	F	F	1	F	F	F	F	F	F	0	0	0
X-Point 57	F	F	F	F	F	F	F	F	F	F	F	F	4	F	F	F	F	F	F	0	0	0
X-Point 58	F	F	F	F	F	F	F	F	F	F	F	F	5	F	F	F	F	F	F	0	0	0
X-Point 59	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	D	C	0	0	0
X-Point 60	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	C	0	0	0	0

ORIGINAL PAGE IS  
OF POOR QUALITY

CROSSPOINT CODES for STATIC MODE OF OPERATION

	01	03	05	07	09	11	13	15	17	19	21	23	25	27	29	
	00	02	04	06	08	10	12	14	16	18	20	22	24	26	28	30
X-Point 61	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	5 D 0 0 0
X-Point 62	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	7 D 0 0 0
X-Point 63	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	1 E 0 0 0
X-Point 64	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	3 E 0 0 0
X-Point 65	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	9 E 0 0 0
X-Point 66	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	B E 0 0 0
X-Point 67	6	E	F	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 68	7	E	F	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 69	F	F	4	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 70	F	B	E	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 71	F	F	3	8	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 72	F	F	7	8	F	F	F	F	F	F	F	F	F	F	F	0 0 0
X-Point 73	F	F	F	F	F	F	F	F	F	F	F	0	E	F	F	0 0 0
X-Point 74	F	F	F	F	F	F	F	F	F	F	F	F	1	E	F	0 0 0
X-Point 75	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	1 C 0 0 0
X-Point 76	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	3 C 0 0 0

ORIGINAL PAGE IS  
OF POOR QUALITY

STATE DURATION CODES (Location 28,29 and 30)

Duration	Code
1 uS	EFF
2 uS	CFF
4 uS	8FF
5 uS	6FF
6 uS	4FF
10 uS	CEF
20 uS	8DF
43 uS	AAF
50 uS	C9F
60 uS	11F
94 uS	44F
97 uS	43F
100 uS	83F
150 uS	40E
200 uS	07E
300 uS	8AD
400 uS	370
500 uS	381
999 uS	2FF
1000 uS	0FF
>>1000 uS	000 Static mode



ORIGINAL PAGE IS  
OF POOR QUALITY

### 3.2.3

#### ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

#### TEST DATA SHEET #5

#### RECONFIGURATION RATE TEST

Definition: Reconfiguration rate is defined as the capability of the matrix to switch pattern to any other pattern for state durations of minimum 1 us and maximum 1000 us (static mode of operation).



Test Setup: See Figure 3.2.3.1.

Test Conditions:

Frequency:	4750 MHz
RF Input Level:	0 dBm max.
RF Output Voltage:	20 mV peak (detected voltage)
State Durations:	1 us minimum 1000 us maximum

Test Procedure: A number of 8 states will be programmed for durations totaling 1000 us. 8 crosspoints will be tested at the time with RF signal applied at one or more input ports of the matrix. RF pulses of corresponding durations will be visualized on the oscilloscope. A program to check reconfiguration rates of crosspoints 1,3,4,5,6,8,10,12,43,44,46,48,50,59,60, 62,64 and 66 is presented in Table 3.2.3.1.

ORIGINAL PAGE IS  
OF POOR QUALITY



Reconfiguration Test Set-Up

FIGURE 3.2.3.1

ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.2.3.1  
RECONFIGURATION RATE TEST DATA

State #	State Duration	X-Points ON	Check V	Comments
0	1 us	12,50,56	✓	
1	4 us	10,48,64	✓	
2	5 us	8,46,62	✓	
3	10 us	6,44,60	✓	
4	20 us	5,43,59	✓	
5	60 us	4,	✓	
6	100 us	3,	✓	
7	300 us	1,	✓	

Table 3.2.3.2 presents the programming code for this reconfiguration rate test.

Tested by: A. Anderson  
A. Anderson

Date: 11/5/1982

ORIGINAL PAGE IS  
OF POOR QUALITY


TABLE 3.2.3.2

RECONFIGURATION RATE MEASUREMENT CODES (Example)


		01	03	05	07	09	11	13	15	17	19	21	23	25	27	29					
#'s ON	Sec	00	02	04	06	08	10	12	14	16	18	20	22	24	26	28	30				
# 12,50,66	1μ	F	F	7	D	F	F	F	F	F	F	F	F	F	F	B	E	E	F	F	
# 10,48,64	4μ	F	F	7	C	F	F	F	F	F	F	F	F	F	F	3	E	8	F	F	
# 8,46,62	5μ	F	F	F	A	F	F	F	F	F	F	F	F	F	F	F	7	D	5	F	F
# 6,44,60	10μ	F	F	F	9	F	F	F	F	F	F	F	F	F	F	F	F	C	C	E	F
# 5,43,59	20μ	F	F	B	9	F	F	F	F	F	F	F	F	F	F	F	D	C	8	D	F
# 4	60μ	F	F	7	9	F	F	F	F	F	F	F	F	F	F	F	F	8	8	F	F
# 3	100μ	F	F	3	9	F	F	F	F	F	F	F	F	F	F	F	F	8	3	F	F
# 1	300μ	F	F	B	8	F	F	F	F	F	F	F	F	F	F	F	F	8	A	D	F
All X-Points		F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0
	0=																				



ORIGINAL PAGE IS  
OF POOR QUALITY




STATE DURATION  
1  $\mu$ s "ON"  
4  $\mu$ s "OFF"




RECONFIGURATION RATE MEASUREMENT

ORIGINAL PAGE IS  
OF POOR QUALITY




Reconfigure from crosspoint #10 to Crosspoint #12




Reconfigure from crosspoint #48 to Crosspoint #50

NOTE: Input power levels are not equal at  
Ports 18 and 22.

ORIGINAL PAGE IS  
OF POOR QUALITY




STATE DURATION  
10  $\mu$ s "ON"  
15  $\mu$ s "OFF"



STATE DURATION  
4  $\mu$ s "ON"  
21  $\mu$ s "OFF"

RECONFIGURATION RATE MEASUREMENT

ORIGINAL PAGE IS  
OF POOR QUALITY



STATE DURATION  
1 μs "ON"  
4 μs "OFF"

RECONFIGURATION RATE MEASUREMENT



ORIGINAL PAGE IS  
OF POOR QUALITY

3.2.4

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

TEST DATA SHEET #6

BROADCAST MODE OF OPERATION TEST

Definition: Broadcast mode of operation is defined as system capability of connecting any input signal to all output ports of the matrix.



Test Setup: See Figure 3.2.4.1.

Test Conditions:

Frequency:	4750 MHz
RF Input Level:	0 dBm max.
RF Output Level:	20 mV peak
Switching mode:	Dynamic, state duration 100 us minimum

Test Procedure: With the RF signal applied at one or more input ports of the matrix, the output signal is identified on the scope screen. The codes to test the broadcast mode for each input port are presented in Table 3.2.4.1. The duration code is selected from Table 3.2.4.2. The test was performed for "ON" state durations of 200 us and alternate "OFF" states of 50 us. See attached photos.

ORIGINAL PAGE IS  
OF POOR QUALITY



BROADCAST MODE TEST SET-UP

FIGURE 3.2.4.1

ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.2.4.1  
BROADCAST MODE TEST DATA

Input Port	Crosspoint #'s	Output Ports	Check v
3	1,13,19,25,31	3,4,5,6,7	✓
4	2,14,20,26,32	3,4,5,6,7	✓
5	3,15,21,27,33	3,4,5,6,7	✓
6	4,16,22,28,34	3,4,5,6,7	✓
7	5,17,23,29,35,43,51,59	3,4,5,6,7,13,17,22	✓
8	6,18,24,30,36,44,52,60	3,4,5,6,7,13,17,22	✓
11	7,37,45,53,61	3,7,13,17,22	✓
12	8,38,46,54,62	3,7,13,17,22	✓
17	9,39,47,55,63	3,7,13,17,22	✓
18	10,40,48,56,64	3,7,13,17,22	✓
21	11,41,49,57,65	3,7,13,17,22	✓
22	12,42,50,58,66	3,7,13,17,22	✓

Tested by: A. Anderson  
A. Anderson

Date: 11/11/1982



ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.2.4.2


### PROGRAMMING CODES FOR BROADCAST MODE OF OPERATION

[illegible]







BROADCAST  
MODE



ORIGINAL PAGE IS  
OF POOR QUALITY



# BROADCAST MODE TEST PROGRAM

State 1:	ALL CROSSPOINTS "OFF"	50 μs
State 2:	BROADCAST MODE INPUT #7	200 μs
State 3:	ALL CROSSPOINTS "OFF"	50 μs
State 4:	BROADCAST MODE INPUT #8	200 μs
State 5:	ALL CROSSPOINTS "OFF"	50 μs
State 6:	BROADCAST MODE INPUT #11	200 μs
State 7:	ALL CROSSPOINTS "OFF"	50 μs
State 8:	BROADCAST MODE INPUT #12	200 μs
TOTAL		1000 μs

ORIGINAL PAGE 13  
OF POOR QUALITY

3.2.5

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

TEST DATA SHEET #7

REDUNDANT (WRAPAROUND) MODE OF OPERATION TEST


Definition: Capability of rerouting the input signal using a wraparound path.

Test Setup: See Figure 3.2.5.1.

Test Conditions: Frequency: 4750 MHz  
RF Input Level: Max. 0 dBm  
Switching Mode: Static and dynamic, 100 us state duration.

Test Procedure: Measure and record on data sheet the insertion loss in the static mode of operation (duration code "000") and then check dynamic mode of operation of each of the crosspoints provided with redundant paths. See Table 3.2.5.1 for the DCU programming code for redundant paths. Use duration code "83F" for 100 us state duration in the dynamic mode.

ORIGINAL PAGE IS  
OF POOR QUALITY



WRAP-AROUND REDUNDANCY TEST SET-UP

FIGURE 3.2.5.1



ORIGINAL PAGE IS  
OF POOR QUALITY

REDUNDANT CROSSPOINT OPERATION TEST DATA

Crosspoint #	Redundant Path	Insertion Loss, static	Dynamic mode(v)	Comments
5R	67 + 71	25.0 dB	✓	*See Note
6R	68 + 71	26.0 dB	✓	*See Note
11R	69 + 72	20.0 dB	✓	
12R	70 + 72	20.0 dB	✓	
51R	67 + 73	22.0 dB	✓	
52R	68 + 73	22.0 dB	✓	
57R	69 + 74	15.0 dB	✓	
58R	70 + 74	16.0 dB	✓	
59R	67 + 75	21.0 dB	✓	
60R	68 + 75	21.0 dB	✓	
65R	69 + 76	16.0 dB	✓	
66R	70 + 76	17.0 dB	✓	

\* Note: Higher insertion loss due to a cumulative effect of lower gain of switch amplifier modules for crosspoints #'s 67+68 and 71+72 at center frequency.

Tested by: A. Anderson  
A. Anderson

Date: 11/10/1982

ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 3.2.5.1

DCU Programming Code for Redundant Signal Paths.

CROSSPOINT CODES (Redundant Path)

	01	03	05	07	09	11	13	15	17	19	21	23	25	27	29	
	00	02	04	06	08	10	12	14	16	18	20	22	24	26	28	30
#5R (67+71)	5	E	3	8	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#6R (68+71)	7	E	3	9	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#11R (69+72)	F	9	5	8	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#12R (70+72)	F	B	5	8	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#51R (67+73)	5	E	F	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#52R (68+73)	7	E	F	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#57R (69+74)	F	F	4	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#58R (70+74)	F	F	5	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0
#59R (67+75)	5	E	F	F	F	F	F	F	F	F	F	F	F	F	1 C	0 0 0
#60R (68+75)	7	E	F	F	F	F	F	F	F	F	F	F	F	F	1 C	0 0 0
#65R (69+76)	F	F	4	F	F	F	F	F	F	F	F	F	F	F	3 C	0 0 0
#66R (70+76)	F	F	5	F	F	F	F	F	F	F	F	F	F	F	3 C	0 0 0
ALL OFF	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0 0 0


ORIGINAL PAGE IS  
OF POOR QUALITY

### 3.3 Frequency Domain Tests

To accurately characterize the passband and linearity characteristics, several tests were performed. The tests included several semi-automatic and manual tests (this section) as well as a complete set of Automatic Network Analyzer tests detailed in Section 3.5. The semi-automatic system tested "ON" and "OFF" gain as well as power out, phase shift, and DC power consumption with respect to input power. Output VSWR for a sample of crosspoints was measured using a scalar network analyzer system. The thermal vacuum system test also used a semi-automatic system with before and after response curves taken on a scalar network analyzer system. Temperature compensation on a single switch amplifier was also performed using a manual set-up and scalar network analyzer.



ORIGINAL PAGE IS  
OF POOR QUALITY





# SWITCH MATRIX TRAY TEST

CROSSPOINT: #1

DATE: 1-11-82


TIME: 1:48 PM

VPOS=5.0 V VNEG=-5.200 V


F=4.75GHZ INEG= 200.0 mA

OPERATOR: A. ANDERSON


## GAIN vs. FREQUENCY



## Pout and PHASE vs. Pin



## DC PWR and IDS vs. Pin



ORIGINAL PAGE IS  
OF POOR QUALITY

ORIGINAL PAGE IS  
OF POOR QUALITY

SWITCH MATRIX TRAY TEST

\*\*\*\*\*

CROSSPOINT: #1

DATE: 1-11-82

TIME: 1:48 PM

VPOS= 5.00 V

VNEG=-5.20 V




INEG= 200.0 mA

OPERATOR: A. ANDERSON

SWEPT FREQUENCY DATA			SWEPT POWER DATA			F=4.75 GHz.		
FREQ (MHz)	ON GAIN (dB)	OFF GAIN (dB)	Pin (dBm)	Pout (dBm)	PHASE (deg)	DC PWR (W)	IDS (mA)	
3500	-21.08	-91.16	-22.00	-42.30	0.0	3.18	428.5	
3550	-21.03	-91.50	-21.00	-41.27	.0	3.19	429.0	
3600	-20.81	-90.92	-20.00	-40.24	-.1	3.19	429.0	
3650	-20.74	-85.72	-19.00	-39.24	-.1	3.18	428.5	
3700	-19.54	-81.15	-18.00	-38.24	-.1	3.18	428.5	
3750	-19.49	-76.79	-17.00	-37.24	-.1	3.19	429.0	
3800	-19.87	-75.23	-16.00	-36.24	-.1	3.19	429.0	
3850	-20.74	-74.87	-15.00	-35.25	-.1	3.18	428.5	
3900	-21.17	-74.74	-14.00	-34.24	-.1	3.18	428.5	
3950	-21.02	-74.03	-13.00	-33.24	0.0	3.18	428.0	
4000	-21.27	-73.03	-12.00	-32.24	.0	3.18	428.0	
4050	-21.54	-73.04	-11.00	-31.36	.7	3.19	429.0	
4100	-21.94	-72.94	-10.00	-30.37	.7	3.18	428.5	
4150	-22.66	-73.82	-9.00	-29.37	.7	3.18	428.0	
4200	-22.91	-73.78	-8.00	-28.37	.3	3.18	428.0	
4250	-22.26	-73.05	-7.00	-27.38	.7	3.18	428.0	
4300	-21.92	-72.15	-6.00	-26.39	.7	3.18	428.5	
4350	-21.53	-71.11	-5.00	-25.39	.7	3.18	428.0	
4400	-21.28	-70.60	-4.00	-24.39	.7	3.18	428.0	
4450	-20.85	-69.75	-3.00	-23.40	.8	3.18	428.0	
4500	-20.64	-69.54	-2.00	-22.41	.7	3.18	428.0	
4550	-20.48	-68.52	-1.00	-21.37	.7	3.18	428.0	
4600	-20.19	-67.78	0.00	-20.39	.7	3.18	428.0	
4650	-19.80	-67.03	1.00	-19.41	.6	3.18	428.0	
4700	-20.06	-67.24	2.00	-18.44	.2	3.18	428.0	
4750	-20.43	-68.17	3.00	-17.43	.5	3.18	428.0	
4800	-20.42	-69.28	4.00	-16.47	.4	3.18	428.0	
4850	-20.19	-69.80	5.00	-15.51	.3	3.18	428.0	
4900	-20.04	-69.14	6.00	-14.59	.1	3.18	428.0	
4950	-20.37	-68.86	7.00	-13.67	-.1	3.18	428.0	
5000	-20.58	-69.13	8.00	-12.91	-.6	3.18	428.0	
5050	-20.75	-70.29	9.00	-12.12	-.4	3.18	427.5	
5100	-21.53	-72.90	10.00	-11.29	-.8	3.18	427.0	
5150	-21.06	-77.02	11.00	-10.51	-1.1	3.18	427.0	
5200	-20.90	-78.86	12.00	-9.79	-1.9	3.18	427.0	
5250	-20.67	-82.52	13.00	-8.76	-1.6	3.18	427.0	
5300	-20.49	-81.68	14.00	-8.15	-2.2	3.18	427.0	
5350	-20.13	-82.31	15.00	-7.61	-2.9	3.18	427.5	
5400	-20.10	-80.77	16.00	-7.14	-3.6	3.18	427.5	
5450	-20.50	-82.25	17.00	-6.74	-4.3	3.18	428.0	
5500	-20.40	-82.19	18.00	-6.42	-5.2	3.18	428.0	
5550	-20.27	-83.35	0.00	0.00	0.0	0.00	0.0	
5600	-19.55	-88.84	0.00	0.00	0.0	0.00	0.0	
5650	-19.28	-91.55	0.00	0.00	0.0	0.00	0.0	
5700	-18.31	-88.51	0.00	0.00	0.0	0.00	0.0	
5750	-18.56	-86.96	0.00	0.00	0.0	0.00	0.0	
5800	-19.95	-87.55	0.00	0.00	0.0	0.00	0.0	
5850	-20.64	-89.22	0.00	0.00	0.0	0.00	0.0	
5900	-19.70	-86.97	0.00	0.00	0.0	0.00	0.0	
5950	-19.50	-87.29	0.00	0.00	0.0	0.00	0.0	
6000	-18.95	-89.90	0.00	0.00	0.0	0.00	0.0	

# SWITCH MATRIX TRAY TEST

CROSSPOINT: #6  
DATE: 1-11-82  
TIME: 2:24 PM  
VPOS=5.0 V VNEG=-5.210 V  
F=4.75GHZ INEG= 200.0 mA  
OPERATOR: A. ANDERSON



SWITCH MATRIX TRAY TEST  
\*\*\*\*\*

CROSSPOINT: #6

DATE: 1-11-82

TIME: 2:24 PM

VPOS= 5.00 V

VNEG=-5.21 V

INEG= 200.0 mA




OPERATOR: A. ANDERSON

SWEPT FREQUENCY DATA			SWEPT POWER DATA			F=4.75 GHz.		
FREQ (MHz)	ON GAIN (dB)	OFF GAIN (dB)	Pin (dBm)	Pout (dBm)	PHASE (deg)	DC PWR (W)	IDS (mA)	
3500	-22.75	-79.35	-22.00	-47.59	0.0	3.25	442.0	
3550	-22.91	-79.99	-21.00	-46.56	-0.0	3.25	442.0	
3600	-23.43	-80.32	-20.00	-45.53	-0.2	3.25	442.0	
3650	-23.04	-84.51	-19.00	-44.53	-0.2	3.25	442.0	
3700	-21.86	-81.18	-18.00	-43.52	-0.2	3.25	442.0	
3750	-21.23	-81.36	-17.00	-42.51	-0.2	3.25	442.0	
3800	-22.26	-80.66	-16.00	-41.51	-0.2	3.25	442.0	
3850	-22.59	-77.99	-15.00	-40.51	-0.2	3.25	442.0	
3900	-22.13	-74.95	-14.00	-39.50	-0.2	3.25	442.0	
3950	-22.13	-73.57	-13.00	-38.50	-0.2	3.25	442.0	
4000	-22.68	-72.05	-12.00	-37.49	-0.2	3.25	442.0	
4050	-23.36	-72.09	-11.00	-36.64	1.0	3.25	442.0	
4100	-24.79	-74.32	-10.00	-35.63	.8	3.25	442.0	
4150	-25.24	-74.05	-9.00	-34.63	.8	3.25	442.0	
4200	-24.62	-75.56	-8.00	-33.60	.4	3.25	442.0	
4250	-23.98	-80.18	-7.00	-32.63	.8	3.25	442.0	
4300	-23.43	-86.47	-6.00	-31.63	.8	3.25	442.0	
4350	-23.32	-83.38	-5.00	-30.63	.8	3.25	442.0	
4400	-23.54	-87.24	-4.00	-29.63	.8	3.25	442.0	
4450	-23.96	-86.05	-3.00	-28.63	.9	3.25	442.0	
4500	-24.21	-87.22	-2.00	-27.63	.9	3.25	442.0	
4550	-24.37	-88.69	-1.00	-26.62	1.3	3.25	442.0	
4600	-24.44	-90.88	0.00	-25.63	1.3	3.25	442.0	
4650	-24.49	-84.00	1.00	-24.63	1.3	3.25	442.0	
4700	-25.50	-80.61	2.00	-23.65	.8	3.25	442.0	
4750	-25.53	-77.47	3.00	-22.64	1.2	3.25	442.0	
4800	-24.12	-75.13	4.00	-21.65	1.2	3.25	442.0	
4850	-23.42	-74.98	5.00	-20.68	1.1	3.25	442.0	
4900	-22.49	-74.14	6.00	-19.72	1.2	3.25	441.5	
4950	-21.92	-74.58	7.00	-18.75	1.2	3.25	441.0	
5000	-21.46	-75.00	8.00	-17.85	1.3	3.25	441.0	
5050	-21.56	-78.89	9.00	-17.01	2.3	3.25	441.0	
5100	-22.17	-83.15	10.00	-16.08	2.3	3.25	441.0	
5150	-21.51	-80.55	11.00	-15.16	2.4	3.24	440.5	
5200	-21.25	-81.22	12.00	-14.27	2.1	3.24	440.0	
5250	-21.84	-79.98	13.00	-13.27	2.5	3.24	440.0	
5300	-21.98	-79.23	14.00	-12.40	2.6	3.24	439.5	
5350	-22.68	-75.75	15.00	-11.57	2.7	3.24	439.0	
5400	-22.45	-74.20	16.00	-10.77	2.9	3.23	438.0	
5450	-22.41	-72.99	17.00	-9.99	3.1	3.23	438.0	
5500	-22.59	-73.49	18.00	-9.26	3.3	3.23	437.0	
5550	-23.11	-73.77	0.00	0.00	0.0	0.00	0.0	
5600	-23.78	-75.57	0.00	0.00	0.0	0.00	0.0	
5650	-23.76	-77.77	0.00	0.00	0.0	0.00	0.0	
5700	-22.85	-76.59	0.00	0.00	0.0	0.00	0.0	
5750	-23.10	-77.43	0.00	0.00	0.0	0.00	0.0	
5800	-24.28	-77.65	0.00	0.00	0.0	0.00	0.0	
5850	-24.23	-75.27	0.00	0.00	0.0	0.00	0.0	
5900	-23.78	-75.51	0.00	0.00	0.0	0.00	0.0	
5950	-22.33	-74.41	0.00	0.00	0.0	0.00	0.0	
6000	-21.32	-74.80	0.00	0.00	0.0	0.00	0.0	



# SWITCH MATRIX TRAY TEST

CROSSPOINT: #23  
DATE: 11-4-82  
TIME: 10:30 AM  
VPOS=5.0 V VNEG=-5.180 V  
F=4.75GHZ INEG= 200.0 mA  
OPERATOR: A. ANDERSON



ORIGINAL PAGE IS  
OF POOR QUALITY



ORIGINAL PAGE IS  
OF POOR QUALITY

SWITCH MATRIX TRAY TEST

\*\*\*\*\*

CROSSPOINT: #23

DATE: 11-4-82

TIME: 10:30 AM

VPOS= 5.01 V

VNEG=-5.18 V

INEG= 200.0 mA


OPERATOR: A. ANDERSON

SWEPT FREQUENCY DATA			SWEPT POWER DATA			F=4.75 GHz.		
FREQ (MHz)	ON GAIN (dB)	OFF GAIN (dB)	Pin (dBm)	Pout (dBm)	PHASE (deg)	DC PWR (W)	IDS (mA)	
3500	-19.90	-69.37	-22.00	-42.49	0.0	3.28	448.0	
3550	-20.31	-70.33	-21.00	-41.47	.1	3.28	448.0	
3600	-21.11	-72.01	-20.00	-40.46	.1	3.28	448.0	
3650	-21.01	-73.86	-19.00	-39.46	.1	3.28	448.0	
3700	-21.17	-72.37	-18.00	-38.47	.1	3.28	448.0	
3750	-21.71	-71.62	-17.00	-37.47	.1	3.29	448.0	
3800	-22.21	-72.13	-16.00	-36.47	.1	3.28	448.0	
3850	-21.96	-74.74	-15.00	-35.46	.1	3.28	448.0	
3900	-21.86	-75.01	-14.00	-34.47	.2	3.28	448.0	
3950	-22.05	-75.02	-13.00	-33.46	.2	3.28	448.0	
4000	-22.75	-75.56	-12.00	-32.47	.2	3.28	448.0	
4050	-22.85	-74.79	-11.00	-31.53	.9	3.28	448.0	
4100	-23.30	-73.99	-10.00	-30.52	.9	3.28	448.0	
4150	-23.52	-72.08	-9.00	-29.53	.9	3.28	448.0	
4200	-22.85	-71.67	-8.00	-28.53	.7	3.28	448.0	
4250	-22.92	-72.83	-7.00	-27.53	.9	3.28	448.0	
4300	-22.47	-72.90	-6.00	-26.53	.9	3.28	448.0	
4350	-21.62	-72.98	-5.00	-25.54	.9	3.28	448.0	
4400	-20.92	-73.03	-4.00	-24.54	.9	3.28	448.0	
4450	-20.74	-72.51	-3.00	-23.55	.9	3.29	448.0	
4500	-20.68	-72.45	-2.00	-22.57	1.0	3.28	448.0	
4550	-19.72	-71.08	-1.00	-21.57	1.0	3.28	448.0	
4600	-19.30	-70.12	0.00	-20.58	1.0	3.28	448.0	
4650	-19.49	-70.09	1.00	-19.60	1.0	3.28	448.0	
4700	-19.99	-70.30	2.00	-18.66	.5	3.28	448.0	
4750	-20.58	-70.23	3.00	-17.63	1.0	3.28	448.0	
4800	-19.43	-68.86	4.00	-16.66	1.0	3.28	447.5	
4850	-18.87	-69.52	5.00	-15.70	1.0	3.28	447.0	
4900	-18.65	-70.83	6.00	-14.74	1.0	3.28	447.0	
4950	-18.48	-70.39	7.00	-13.80	1.0	3.28	447.0	
5000	-18.74	-70.53	8.00	-13.00	1.0	3.28	447.0	
5050	-19.36	-69.86	9.00	-12.14	1.5	3.27	446.0	
5100	-19.83	-67.95	10.00	-11.29	1.4	3.27	446.0	
5150	-19.25	-65.90	11.00	-10.49	1.4	3.27	445.0	
5200	-18.87	-65.12	12.00	-9.76	1.0	3.26	444.5	
5250	-18.70	-65.52	13.00	-8.75	1.3	3.26	444.0	
5300	-17.91	-65.16	14.00	-8.09	1.3	3.25	442.5	
5350	-17.11	-63.93	15.00	-7.46	1.2	3.25	441.0	
5400	-16.62	-63.25	16.00	-6.84	1.1	3.24	440.0	
5450	-16.49	-63.20	17.00	-6.24	.9	3.23	438.0	
5500	-16.92	-63.67	18.00	-5.68	.8	3.22	436.0	
5550	-18.17	-65.12	0.00	0.00	0.0	0.00	0.0	
5600	-20.30	-66.72	0.00	0.00	0.0	0.00	0.0	
5650	-21.44	-67.88	0.00	0.00	0.0	0.00	0.0	
5700	-20.78	-67.94	0.00	0.00	0.0	0.00	0.0	
5750	-20.04	-66.67	0.00	0.00	0.0	0.00	0.0	
5800	-20.31	-65.99	0.00	0.00	0.0	0.00	0.0	
5850	-21.52	-66.62	0.00	0.00	0.0	0.00	0.0	
5900	-22.31	-66.46	0.00	0.00	0.0	0.00	0.0	
5950	-23.10	-66.68	0.00	0.00	0.0	0.00	0.0	
6000	-22.17	-65.32	0.00	0.00	0.0	0.00	0.0	


# SWITCH MATRIX TRAY TEST

CROSSPOINT: #31  
DATE: 1-11-82  
TIME: 2:52 PM  
VPOS=5.0 V VNEG=-5.210 V  
F=4.75GHZ INEG= 200.0 mA  
OPERATOR: A. ANDERSON


## GAIN vs. FREQUENCY



## Pout and PHASE vs. Pin



## DC PWR and IDS vs. Pin



ORIGINAL PAGE IS  
OF POOR QUALITY

SWITCH MATRIX TRAY TEST

\*\*\*\*\*

CROSSPOINT: #31

DATE: 1-11-82

TIME: 2:52 PM

VPOS= 5.01 V

VNEG=-5.21 V

INEG= 200.0 mA

OPERATOR: A. ANDERSON

SWEPT FREQUENCY DATA			SWEPT POWER DATA			F=4.75 GHz.		
FREQ (MHz)	ON GAIN (dB)	OFF GAIN (dB)	Pin (dBm)	Pout (dBm)	PHASE (deg)	DC PWR (W)	IDS (mA)	
3500	-20.64	-76.31	-22.00	-43.11	0.0	3.05	401.0	
3550	-19.94	-72.92	-21.00	-42.08	-0.0	3.05	400.0	
3600	-20.02	-73.43	-20.00	-41.08	-0.0	3.05	401.0	
3650	-21.16	-74.70	-19.00	-40.07	-0.1	3.05	401.0	
3700	-21.23	-75.43	-18.00	-39.07	-0.2	3.05	400.5	
3750	-21.58	-76.63	-17.00	-38.07	-0.2	3.05	400.5	
3800	-20.97	-76.11	-16.00	-37.08	-0.2	3.05	401.0	
3850	-20.69	-76.31	-15.00	-36.09	-0.2	3.05	401.0	
3900	-20.80	-76.16	-14.00	-35.09	-0.2	3.05	401.0	
3950	-20.34	-74.70	-13.00	-34.09	-0.2	3.05	401.0	
4000	-20.22	-73.89	-12.00	-33.08	-0.2	3.05	401.0	
4050	-20.25	-72.74	-11.00	-32.29	.5	3.05	401.0	
4100	-20.67	-72.82	-10.00	-31.30	.6	3.05	400.5	
4150	-21.64	-73.26	-9.00	-30.29	.6	3.05	400.5	
4200	-22.45	-74.10	-8.00	-29.31	.2	3.05	400.5	
4250	-22.39	-74.65	-7.00	-28.30	.6	3.05	401.0	
4300	-22.41	-74.29	-6.00	-27.30	.6	3.05	400.5	
4350	-22.20	-73.51	-5.00	-26.30	.6	3.05	401.0	
4400	-22.18	-74.36	-4.00	-25.30	.6	3.05	401.0	
4450	-22.01	-74.55	-3.00	-24.31	.6	3.05	400.5	
4500	-21.80	-73.27	-2.00	-23.31	.6	3.05	401.0	
4550	-21.50	-71.68	-1.00	-22.23	.7	3.05	401.0	
4600	-21.55	-71.89	0.00	-21.24	.7	3.05	401.0	
4650	-21.80	-70.99	1.00	-20.25	.6	3.05	400.0	
4700	-22.01	-68.23	2.00	-19.27	.4	3.05	400.5	
4750	-21.32	-67.01	3.00	-18.26	.6	3.05	400.5	
4800	-20.29	-66.88	4.00	-17.27	.5	3.05	401.0	
4850	-19.95	-70.42	5.00	-16.31	.4	3.05	400.5	
4900	-19.68	-75.24	6.00	-15.33	.4	3.05	401.0	
4950	-19.85	-82.06	7.00	-14.37	.4	3.05	401.0	
5000	-20.32	-75.45	8.00	-13.49	.1	3.05	401.0	
5050	-20.12	-73.48	9.00	-12.67	.6	3.05	401.0	
5100	-20.06	-73.57	10.00	-11.76	.5	3.05	401.0	
5150	-19.18	-75.86	11.00	-10.85	.4	3.05	401.0	
5200	-19.37	-79.42	12.00	-10.00	-0.0	3.05	401.0	
5250	-20.02	-91.16	13.00	-8.98	.2	3.06	402.0	
5300	-20.72	-85.16	14.00	-8.16	-0.1	3.06	402.0	
5350	-21.08	-80.00	15.00	-7.38	-0.4	3.06	403.0	
5400	-21.59	-77.44	16.00	-6.64	-0.9	3.06	403.0	
5450	-22.52	-73.82	17.00	-5.96	-1.3	3.07	404.0	
5500	-23.13	-72.84	18.00	-5.36	-1.9	3.07	405.0	
5550	-24.14	-73.91	0.00	0.00	0.0	0.00	0.0	
5600	-24.35	-75.76	0.00	0.00	0.0	0.00	0.0	
5650	-24.02	-79.20	0.00	0.00	0.0	0.00	0.0	
5700	-22.16	-79.21	0.00	0.00	0.0	0.00	0.0	
5750	-20.91	-77.81	0.00	0.00	0.0	0.00	0.0	
5800	-21.83	-78.62	0.00	0.00	0.0	0.00	0.0	
5850	-22.56	-81.15	0.00	0.00	0.0	0.00	0.0	
5900	-21.57	-82.91	0.00	0.00	0.0	0.00	0.0	
5950	-20.82	-84.56	0.00	0.00	0.0	0.00	0.0	
6000	-19.35	-88.66	0.00	0.00	0.0	0.00	0.0	

# SWITCH MATRIX TRAY TEST

CROSSPOINT: #45




DATE: 11-4-82

TIME: 10:48 AM

VPOS=5.0 V VNEG=-5.190 V

F=4.75GHZ INEG= 200.0 mA

OPERATOR: A. ANDERSON



ORIGINAL PAGE IS  
OF POOR QUALITY



SWITCH MATRIX TRAY TEST

\*\*\*\*\*

CROSSPOINT: #45

DATE: 11-4-82

TIME: 10:48 AM

VPOS= 5.01 V

VNEG=-5.19 V

INEG= 200.0 mA

OPERATOR: A. ANDERSON

SWEPT FREQUENCY DATA			SWEPT POWER DATA			F=4.75 GHz.	
FREQ (MHz)	ON GAIN (dB)	OFF GAIN (dB)	Pin (dBm)	Pout (dBm)	PHASE (deg)	DC PWR (W)	IDS (mA)
3500	-18.62	-74.81	-22.00	-41.33	0.0	3.36	464.0
3550	-18.27	-73.05	-21.00	-40.29	.1	3.36	464.0
3600	-16.76	-74.39	-20.00	-39.27	.1	3.36	464.0
3650	-16.61	-81.01	-19.00	-38.27	.1	3.36	464.0
3700	-17.21	-87.84	-18.00	-37.27	.2	3.36	464.0
3750	-17.33	-88.13	-17.00	-36.27	.2	3.36	464.0
3800	-18.00	-88.45	-16.00	-35.26	.2	3.36	464.0
3850	-18.26	-88.94	-15.00	-34.26	.2	3.36	464.0
3900	-19.70	-88.13	-14.00	-33.26	.2	3.36	464.0
3950	-20.44	-80.14	-13.00	-32.25	.2	3.36	464.0
4000	-20.64	-75.84	-12.00	-31.24	.3	3.36	464.0
4050	-20.49	-90.10	-11.00	-30.14	1.2	3.36	464.0
4100	-20.27	-75.26	-10.00	-29.13	1.3	3.36	464.0
4150	-20.80	-71.53	-9.00	-28.13	1.2	3.36	464.0
4200	-21.33	-73.38	-8.00	-27.13	1.0	3.36	464.0
4250	-21.05	-78.69	-7.00	-26.14	1.2	3.36	464.0
4300	-21.08	-79.14	-6.00	-25.13	1.2	3.36	464.0
4350	-20.73	-78.61	-5.00	-24.13	1.3	3.36	464.0
4400	-20.28	-86.74	-4.00	-23.13	1.3	3.36	464.0
4450	-20.48	-69.10	-3.00	-22.13	1.3	3.36	464.0
4500	-19.87	-64.98	-2.00	-21.13	1.3	3.36	464.0
4550	-20.13	-71.65	-1.00	-20.18	1.4	3.36	464.0
4600	-20.26	-68.24	0.00	-19.18	1.4	3.36	464.0
4650	-19.97	-76.87	1.00	-18.20	1.3	3.36	464.0
4700	-19.10	-68.39	2.00	-17.24	.8	3.36	464.0
4750	-19.31	-74.55	3.00	-16.21	1.3	3.36	464.0
4800	-19.54	-75.54	4.00	-15.22	1.3	3.36	464.0
4850	-20.20	-66.68	5.00	-14.24	1.4	3.36	464.0
4900	-20.36	-63.80	6.00	-13.26	1.4	3.36	464.0
4950	-19.34	-67.70	7.00	-12.30	1.4	3.36	464.0
5000	-18.77	-74.19	8.00	-11.42	1.4	3.36	464.0
5050	-19.81	-67.16	9.00	-10.42	1.9	3.36	464.0
5100	-19.69	-69.33	10.00	-9.51	1.9	3.36	464.0
5150	-20.14	-71.72	11.00	-8.64	1.9	3.36	463.0
5200	-20.69	-69.25	12.00	-7.81	1.6	3.36	463.0
5250	-20.35	-67.40	13.00	-6.78	1.9	3.36	463.0
5300	-20.12	-67.94	14.00	-6.06	2.0	3.36	463.0
5350	-19.12	-87.80	15.00	-5.41	2.2	3.35	462.0
5400	-19.30	-74.28	16.00	-4.86	2.6	3.35	461.5
5450	-19.04	-70.55	17.00	-4.37	3.3	3.35	461.0
5500	-19.39	-78.02	18.00	-3.95	4.3	3.34	460.0
5550	-20.08	-83.44	0.00	0.00	0.0	0.00	0.0
5600	-20.36	-73.58	0.00	0.00	0.0	0.00	0.0
5650	-19.69	-69.80	0.00	0.00	0.0	0.00	0.0
5700	-20.28	-75.41	0.00	0.00	0.0	0.00	0.0
5750	-19.54	-69.55	0.00	0.00	0.0	0.00	0.0
5800	-19.29	-71.70	0.00	0.00	0.0	0.00	0.0
5850	-20.49	-71.42	0.00	0.00	0.0	0.00	0.0
5900	-21.01	-71.95	0.00	0.00	0.0	0.00	0.0
5950	-20.42	-87.63	0.00	0.00	0.0	0.00	0.0
6000	-19.19	-71.64	0.00	0.00	0.0	0.00	0.0



HEWLETT  
PACKARD

# SWITCH MATRIX TRAY TEST

CROSSPOINT: #66




DATE: 11-1-82

TIME: 5:00 PM

VPOS=5.0 V VNEG=-5.170 V

F=4.75GHZ INEG= 200.0 mA

OPERATOR: J. PELOSE



ORIGINAL PAGE IS  
OF POOR QUALITY.

SWITCH MATRIX TRAY TEST  
\*\*\*\*\*

CROSSPOINT: #66

DATE: 11-1-82

TIME: 5:00 PM

VPOS= 4.99 V

VNEG=-5.17 V

INEG= 200.0  $\mu$ A

OPERATOR: J. PELOSE

SWEPT FREQUENCY DATA			SWEPT POWER DATA			F=4.75 GHz.		
FREQ (MHz)	ON GAIN (dB)	OFF GAIN (dB)	Pin (dBm)	Pout (dBm)	PHASE (deg)	DC PWR (W)	IDS (mA)	
3500	-22.55	-83.02	-22.00	-44.35	0.0	3.18	431.0	
3550	-22.09	-71.90	-21.00	-43.33	.1	3.19	431.5	
3600	-22.10	-67.91	-20.00	-42.30	-.1	3.18	431.0	
3650	-22.10	-73.98	-19.00	-41.30	-.0	3.18	431.0	
3700	-19.10	-78.39	-18.00	-40.30	-.0	3.18	431.0	
3750	-19.55	-69.14	-17.00	-39.29	-.0	3.18	431.0	
3800	-21.15	-66.90	-16.00	-38.30	-.0	3.18	431.0	
3850	-21.96	-70.11	-15.00	-37.29	-.0	3.18	431.0	
3900	-22.78	-72.81	-14.00	-36.29	.0	3.18	431.0	
3950	-21.92	-70.25	-13.00	-35.29	.1	3.18	431.0	
4000	-22.26	-71.89	-12.00	-34.29	.1	3.18	431.0	
4050	-23.37	-69.56	-11.00	-33.27	.8	3.18	431.0	
4100	-22.83	-66.73	-10.00	-32.28	1.0	3.19	431.5	
4150	-21.27	-68.67	-9.00	-31.27	1.1	3.18	431.0	
4200	-21.17	-68.63	-8.00	-30.27	.7	3.18	431.0	
4250	-20.90	-71.38	-7.00	-29.27	1.1	3.18	431.0	
4300	-21.60	-73.41	-6.00	-28.29	1.1	3.19	431.5	
4350	-22.22	-67.04	-5.00	-27.28	1.1	3.18	431.0	
4400	-21.77	-68.01	-4.00	-26.28	1.1	3.19	431.5	
4450	-20.64	-63.05	-3.00	-25.29	1.2	3.18	431.0	
4500	-21.59	-67.89	-2.00	-24.29	1.1	3.19	431.5	
4550	-22.85	-67.49	-1.00	-23.33	1.2	3.18	431.0	
4600	-21.33	-61.79	0.00	-22.34	1.3	3.18	431.0	
4650	-21.60	-56.95	1.00	-21.35	1.2	3.18	431.0	
4700	-21.58	-60.07	2.00	-20.37	.7	3.18	431.0	
4750	-22.27	-59.03	3.00	-19.36	1.2	3.18	431.0	
4800	-22.47	-59.18	4.00	-18.38	1.1	3.18	431.0	
4850	-21.08	-63.36	5.00	-17.41	1.0	3.18	431.0	
4900	-18.81	-63.16	6.00	-16.46	1.0	3.18	431.0	
4950	-17.90	-64.69	7.00	-15.50	1.0	3.18	431.0	
5000	-18.73	-63.18	8.00	-14.64	.8	3.18	431.0	
5050	-20.09	-64.90	9.00	-13.73	1.2	3.18	431.0	
5100	-20.41	-64.70	10.00	-12.83	1.0	3.18	431.0	
5150	-19.64	-71.31	11.00	-11.95	1.0	3.18	431.0	
5200	-20.50	-78.28	12.00	-11.12	.6	3.18	430.5	
5250	-21.09	-87.44	13.00	-10.09	.9	3.18	430.0	
5300	-20.77	-84.78	14.00	-9.27	.7	3.18	430.0	
5350	-21.18	-83.46	15.00	-8.49	.5	3.18	430.0	
5400	-21.08	-90.92	16.00	-7.74	.3	3.17	429.0	
5450	-20.86	-77.92	17.00	-7.02	.1	3.17	429.0	
5500	-21.15	-73.65	18.00	-6.37	-.3	3.17	428.0	
5550	-21.22	-76.69	0.00	0.00	0.0	0.00	0.0	
5600	-21.51	-80.07	0.00	0.00	0.0	0.00	0.0	
5650	-20.45	-76.49	0.00	0.00	0.0	0.00	0.0	
5700	-21.17	-73.58	0.00	0.00	0.0	0.00	0.0	
5750	-21.69	-71.26	0.00	0.00	0.0	0.00	0.0	
5800	-20.93	-68.39	0.00	0.00	0.0	0.00	0.0	
5850	-19.44	-66.15	0.00	0.00	0.0	0.00	0.0	
5900	-18.43	-66.15	0.00	0.00	0.0	0.00	0.0	
5950	-18.96	-68.59	0.00	0.00	0.0	0.00	0.0	
6000	-21.47	-70.35	0.00	0.00	0.0	0.00	0.0	

ORIGINAL PAGE 13  
OF POOR QUALITY

3.3.2

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF OF CONCEPT

TEST DATA SHEET #13

OUTPUT VSWR (RETURN LOSS) TEST

Test Conditions: Frequency 3.0 GHz to 7.0 GHz

RF Signal Level: Max -10 dBm  
(applied at the output ports)

Input ports: 50 ohm terminated

Switching mode: One crosspoint per column  
turned "ON".


Test Procedure: The return loss measurement shall be performed on  
the network analyzer in the sweep mode to cover  
the frequency band of 3 to 7 GHz.

Attach plots or photographs for return loss vs  
frequency.

Test Setup: See Figure 3.3.2.1.

ORIGINAL PAGE IS  
OF POOR QUALITY

FIGURE 3.3.2.1




OUTPUT VSWR TEST SET-UP




ORIGINAL PAGE IS  
OF POOR QUALITY

5 dB/div




5 dB/div




OUTPUT RETURN LOSS VS FREQUENCY

ORIGINAL PAGE IS  
OF POOR QUALITY

5 dB/div




5 dB/div




OUTPUT RETURN LOSS VS FREQUENCY

ORIGINAL PAGE IS  
OF POOR QUALITY

5 dB/div





5 dB/div



OUTPUT RETURN LOSS VS FREQUENCY

ORIGINAL PAGE IS  
OF POOR QUALITY



OUTPUT RETURN LOSS VS FREQUENCY



ORIGINAL PAGE IS  
OF POOR QUALITY

3.3.3

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

TEST DATA SHEET #12

THERMAL VACUUM TEST

TEST DESCRIPTION

1. Initial Functional Test

Calibrate the RF Test Set-up and measure consumption and the frequency response of the switch amplifier module for an input RF level of -10 dBm maximum.

2. Thermal Vacuum Test

2.1 Install the unit in the thermal vacuum chamber. Connect DC cables and terminate the input and output ports with 50 ohm resistors.

2.2 Temperature cycle the unit starting with a cold start. The temperature cycling is done in vacuum. DC current consumptions will be monitored to detect anomalous operations.



3. Post Thermal-Vacuum Test

Calibrate the RF Test Set-up and measure the frequency response of the switch-amplifier module.

4. Test Setup: See Figure 3.3.3.1.

ORIGINAL PAGE IS  
OF POOR QUALITY

FIGURE 3.3.3.1



THERMAL VACUUM TEST

TEMPERATURE CYCLE TEST

DATE: 11/23/82 TIME: 11:10 AM

TEST STATION 2F

VACUUM - THERMAL TEST

NASA IF SWITCH-AMPLIFIER MODULE

S/N: 10

SUPPLY VOLTAGE:

$V_D = +5.0 \text{ Vdc}$

$V_{G1A} = V_{G2B} = -0.5 \text{ Vdc}$


$V_{G2A} = V_{G1B} = 0 \text{ Vdc}$

$I_D = 91 \text{ mA}$  @ RT before and after test.

TESTED BY:


*Eng. C. L. ...*  
11/23/82

VARIAN VACUUM CHAMBER  
NAC 3017



ORIGINAL PAGE IS  
OF POOR QUALITY

2 dB/div



SWITCH AMPLIFIER MODULE

DG7 S/N 010-B

PRE- THERMAL VACUUM TEST

VDS = 5.0 Vdc

VG1 = 0.43 Vdc


VG2 = +0.20 Vdc

Ids = 50 m

Center Gain: 20dB

Markers at 3.5, 4.75 and 6.0 GHz

2 dB/div



SWITCH AMPLIFIER MODULE

DG7 S/N 010-B

POST-THERMAL-VACUUM TEST

VDS = 5.0 Vdc

VG1 = 0.43 Vdc

VG2 = +0.20 Vdc


Ids = 50 m

Center Gain: 20 dB

Markers at 3.5, 4.75 and 6.0 GHz




2 dB/div




SWITCH AMPLIFIER MODULE  
DG7 S/N 010-A  
PRE THERMAL VACUUM TEST  
VDS = 5.0 Vdc  
VG1 = -0.54 Vdc  
VG2 = + 0.20 Vdc  
Ids = 50 m  
Center Gain: 20dB  
Markers at 3.5, 4.75 and 6.0 GHz

2 dB/div




SWITCH AMPLIFIER MODULE  
DG7 S/N 010-A  
POST THERMAL VACUUM TEST  
VDS = 5.0 Vdc  
VG1 = 0.54 Vdc  
VG2 = + 0.20 Vdc  
Ids = 50 m  
Center Gain: 20dB  
MARKERS AT 3.5, 4.75 and 6.0 GHz

ORIGINAL PAGE IS  
OF POOR QUALITY



ORIGINAL PAGE IS  
OF POOR QUALITY





ORIGINAL PAGE IS  
OF POOR QUALITY

3.4 Spectrum Analysis Tests

A test was performed on a sample of crosspoints to determine the noise floor characteristics in both the "ON" and "OFF" conditions. To insure that the matrix is stable, a spurious signal search was performed from 0.01 GHz to 22.0 GHz. A sample of crosspoints was tested and typical data is presented.

Additional isolation measurements were also performed using two different frequency signals. This type of test helps to illustrate the differences in isolation that may occur between adjacent and non-adjacent crosspoints.



ORIGINAL PAGE IS  
OF POOR QUALITY

### 3.4.1

#### ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

#### TEST DATA SHEET #9

#### NOISE LEVEL TEST

Definition: The noise level is the ratio between the RF signal level and the noise floor level measured at the output port of the matrix for an input power level not higher than 10 dB below the 1-dB compression point.

Test Setup: See Figure 3.4.1.1.

Test Conditions: Frequency: 4750 GHz  
Input Power Level: 0 dBm Max.

Test Procedure: Determine on the spectrum analyser screen the noise floor level below the RF carrier level and record data on Table 3.4.1.1. Attach typical photographs.

Table 3.4.1.1.

#### NOISE LEVEL TEST DATA


X- Point #	Input Level dBm	Output Level dBm	Noise Level Below Carrier dBc
6	0.0	-24.0	> 60 dB
31	0.0	-21.3	> 60 dB
37	0.0	-22.6	> 60 dB
66	0.0	-21.7	> 60 dB

Tested by:

*A. Anderson*  
A. Anderson

Date: 11/6/1982



ORIGINAL PAGE IS  
OF POOR QUALITY



NOISE LEVEL TEST SET-UP



FIGURE 3.4.1.1

ORIGINAL PAGE IS  
OF POOR QUALITY



TYPICAL NOISE FLOOR LEVEL CROSSPOINT  
SWITCH "ON"

ORIGINAL PAGE IS  
OF POOR QUALITY



NOISE LEVEL FOR CROSSPOINT SWITCH "OFF"

(Typical)



ORIGINAL PAGE IS  
OF POOR QUALITY

3.4.2

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF-OF-CONCEPT MODEL

TEST DATA SHEET #10

STABILITY AND SPURIOUS SIGNALS TEST

Definition: The system is unconditionally stable if no oscillations or non-coherent signals are present at the output ports of the matrix.

Test Setup: See Figure 3.4.2.1.

Test Conditions: Frequency 0.01 Ghz to 22 GHz  
Input Lower Level: +10 dBm max.

Test Procedure: The test will be performed by observing the output frequency spectrum of the unit without and with input signal. The test was performed with an HP Spectrum Analyzer. Appropriate bandwidth and sweep rates will be selected to assure adequate sensitivity.

Test Data: Attach typical photos for the tested crosspoints.

Table 3.4.2.1

Stability and spurious signal test


Crosspoint #	6	31	37	66	23	16	45	
Stability	✓	✓	✓	✓	✓	✓	✓	
Spurious	✓	✓	✓	✓	✓	✓	✓	

Tested by:

*A. Anderson*  
A. Anderson

Date: 11/6/1982


ORIGINAL PAGE IS  
OF POOR QUALITY




STABILITY AND SPURIOUS SIGNAL TEST SET-UP

FIGURE 3.4.2.1


ORIGINAL PAGE IS  
OF POOR QUALITY



0.01 GHz to 1.8 GHz




1.7 GHz to 4.1 GHz



Note Fundamental  
at 4.75 GHz


3.8 GHz to 8.5 GHz

ORIGINAL PAGE IS  
OF POOR QUALITY




Note Second  
Harmonic at  
9.5 GHz

5.8 GHz to 12.9 GHz



Note Second  
Harmonic at  
9.5 GHz


8.5 GHz to 18.0 GHz



10.5 GHz to 22.0 GHz




ORIGINAL PAGE IS  
OF POOR QUALITY




TWO SIGNAL SPECTRUM ANALYZER ISOLATION TEST SET-UP

11/6/82



ORIGINAL PAGE IS  
OF POOR QUALITY


11/6/82




ISOLATION MEASUREMENT CROSSPOINTS #2 AND #30  
NON-ADJACENT INPUT PORTS (#'s 4 AND 8)  
NON-ADJACENT OUTPUT PORTS (#'6 AND 3)

ORIGINAL PAGE IS  
OF POOR QUALITY

11/6/82




11/6/82




ISOLATION MEASUREMENT CROSSPOINTS #2 AND #30  
NON-ADJACENT INPUT PORTS (#'s 4 AND 8)  
NON-ADJACENT OUTPUT PORTS (#'s 6 AND 3)

ORIGINAL PAGE IS  
OF POOR QUALITY

11/6/82



11/6/82




ISOLATION MEASUREMENT CROSSPOINTS #2 AND #13  
ADJACENT INPUT PORTS (#'s 3 AND 4)  
ADJACENT OUTPUT PORTS (#'s 3 AND 4)




ORIGINAL PAGE IS  
OF POOR QUALITY

11/6/82



11/6/82




ISOLATION MEASUREMENT CROSSPOINTS #2 AND #13  
ADJACENT INPUT PORTS (#'s 3 AND 4)  
ADJACENT OUTPUT PORTS (#'s 3 AND 4)

ORIGINAL PAGE IS  
OF POOR QUALITY

### 3.5 Automatic Network Analyzer Tests

Every active crosspoint in the matrix was tested on an Automatic Network Analyzer. The system used the Hewlett-Packard test program - GPM1 and the following parameters were included: "OFF" insertion loss, "ON" insertion loss, input VSWR and Return loss, transmission phase angle, and group delay. A comprehensive statistical summary of the results is also included.

ORIGINAL PAGE 19  
OF POOR QUALITY



A N A TEST

ORIGINAL PAGE IS  
OF POOR QUALITY

3.5.1

ACCEPTANCE TEST

IF SWITCH MATRIX, PROOF OF CONCEPT

TEST DATA SHEET #11

AUTOMATIC NETWORK ANALYSER TEST SUMMARY

4.0 GHZ TO 6.0 GHZ

X-Point #	Isolation (dB)			VSWR			Insertion Loss (dB)		
	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>
1	77.15	8.28	68.62	1.43	0.26	0.07	20.25	1.62	2.63
2	81.30	5.45	29.75	1.43	0.23	0.05	21.98	1.06	1.12
3	76.94	5.94	35.33	1.37	0.23	0.05	21.42	0.98	0.96
4	77.72	7.75	60.01	1.61	0.41	0.17	21.23	1.18	1.39
5	77.37	5.81	33.74	1.27	0.19	0.04	21.95	0.95	0.91
6	76.39	4.52	20.43	1.52	0.41	0.17	20.54	2.20	4.85
7	74.23	5.51	30.41	1.43	0.27	0.07	21.42	0.75	0.56
8	76.63	5.35	28.67	1.85	0.70	0.49	21.14	0.89	0.79
9	74.01	6.04	36.50	1.51	0.35	0.12	19.22	0.88	0.77
10	74.54	5.37	28.79	1.46	0.33	0.11	22.90	0.74	0.55
11	71.63	4.69	22.01	1.44	0.26	0.07	19.53	0.82	0.68
12	73.24	5.07	25.66	1.59	0.40	0.16	20.05	0.98	0.97
13	76.32	5.41	29.25	1.43	0.27	0.07	22.47	0.85	0.73
14	78.37	6.67	44.44	1.42	0.23	0.05	22.57	1.05	1.10
15	77.39	6.57	43.16	1.37	0.23	0.05	22.43	1.16	1.35
16	76.42	6.69	44.80	1.61	0.41	0.17	22.79	0.74	0.54
17	76.66	6.96	48.40	1.27	0.19	0.04	19.46	0.93	0.87
18	77.96	6.19	38.29	1.53	0.42	0.17	22.11	0.78	0.62
19	75.24	6.37	40.61	1.43	0.27	0.07	20.07	0.84	0.71
20	75.86	5.22	27.30	1.43	0.23	0.05	20.88	1.10	1.22



ORIGINAL PAGE IS  
OF POOR QUALITY

X- Point #	Isolation			VSWR			Loss		
	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>	X	S	S <sup>2</sup>
21	74.24	5.45	29.69	1.37	0.23	0.05	21.65	0.85	0.72
22	72.18	7.03	49.37	1.61	0.41	0.17	23.02	0.94	0.89
23	69.03	4.88	23.79	1.27	0.19	0.04	19.63	1.91	3.66
24	71.83	3.87	15.01	1.52	0.42	0.17	23.52	1.08	1.17
25	76.34	8.14	66.19	1.43	0.26	0.07	20.01	0.90	0.81
26	77.23	6.04	36.44	1.43	0.23	0.05	20.12	3.31	10.94
27	77.66	7.46	55.69	1.37	0.23	0.05	19.97	1.19	1.41
28	75.86	5.31	28.18	1.61	0.41	0.17	21.59	1.47	2.16
29	76.78	5.62	31.54	1.27	0.19	0.04	22.14	0.83	0.69
30	78.29	5.03	25.29	1.53	0.42	0.17	19.21	1.11	1.24
31	75.80	6.38	40.74	1.43	0.27	0.07	21.21	1.34	1.81
32	77.74	6.18	38.21	1.42	0.22	0.05	22.39	1.22	1.50
33	75.71	6.07	36.81	1.36	0.22	0.05	20.86	1.34	1.79
34	76.62	5.36	28.72	1.61	0.41	0.17	19.43	1.89	3.56
35	78.42	7.46	55.69	1.27	0.19	0.04	19.90	1.51	2.29
36	77.75	5.78	33.42	1.53	0.42	0.17	20.24	1.42	2.02
37	74.02	5.37	28.86	1.43	0.27	0.08	21.84	1.39	1.92
38	75.20	6.17	38.13	1.84	0.68	0.47	20.09	1.28	1.65
39	71.52	5.11	26.13	1.51	0.36	0.13	19.07	0.92	0.85
40	71.70	4.66	21.74	1.46	0.33	0.11	18.91	0.77	0.60

ORIGINAL PAGE IS  
OF POOR QUALITY

X- Point #	Isolation			VSWR			Loss		
	$\bar{X}$	$S$	$S^2$	$\bar{X}$	$S$	$S^2$	$\bar{X}$	$S$	$S^2$
41	69.26	3.57	12.78	1.44	0.27	0.07	18.07	0.79	0.62
42									
43	72.99	5.73	32.81	1.26	0.19	0.04	19.36	0.91	0.84
44	71.50	5.65	31.87	1.52	0.41	0.17	19.75	0.99	0.98
45	72.94	5.04	25.39	1.43	0.27	0.08	20.27	0.59	0.35
46	71.79	3.98	15.85	1.84	0.69	0.48	18.28	1.00	1.00
47	71.46	8.34	69.49	1.51	0.35	0.12	18.86	0.92	0.85
48	73.23	5.62	31.59	1.46	0.33	0.11	19.40	3.14	9.84
49	67.53	3.86	14.88	1.44	0.26	0.07	19.85	0.81	0.66
50	70.52	5.12	26.22	1.58	0.40	0.16	19.02	1.20	1.44
51	72.88	8.41	70.68	1.26	0.19	0.04	19.87	1.01	1.02
52	73.80	4.38	19.16	1.52	0.41	0.17	20.91	0.78	0.60
53	73.50	5.54	30.69	1.43	0.27	0.07	19.70	0.81	0.66
54	72.29	3.84	14.74	1.84	0.69	0.47	19.36	1.05	1.10
55	71.59	6.64	44.14	1.51	0.35	0.12	18.74	0.91	0.82
56	73.56	6.72	45.22	1.46	0.33	0.11	22.76	1.04	1.07
57	70.11	5.94	35.32	1.44	0.26	0.07	27.58	0.86	0.74
58	72.74	5.88	34.58	1.59	0.40	0.16	19.65	0.89	0.79
59	73.70	7.02	49.21	1.26	0.19	0.04	19.37	1.56	2.43
60	70.81	9.25	85.58	1.52	0.41	0.17	19.70	0.91	0.83

ORIGINAL PAGE IS  
OF POOR QUALITY

X- Point #	Isolation			VSWR			Loss		
	-	:	:	-	:	:	-	:	:
	X	:	S	S <sup>2</sup>	X	S	S <sup>2</sup>	X	S
61	75.51	:	5.79	33.58	1.43	0.27	0.07	19.84	1.26
62	70.12	:	7.79	60.72	1.84	0.69	0.48	19.49	1.49
63	70.61	:	6.92	47.95	1.49	0.32	0.10	19.26	1.63
64	71.71	:	8.53	72.83	1.46	0.32	0.11	20.58	1.33
65	75.61	:	6.80	46.19	1.44	0.26	0.07	20.31	1.10
66	69.49	:	7.10	50.47	1.58	0.40	0.16	20.31	1.20

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#1 IN-3 OUT-3

FREQ-MHZ	ISOL-DB MEAS 1	VSWR MEAS 2	RTN LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	63.50	1.32	17.11	50.96	-24.77	1.27
2750.000	67.52	1.03	31.72	42.96	46.93	3.27
3000.000	90.54	1.42	15.27	33.84	165.74	3.50
3250.000	85.90	1.11	25.96	25.22	137.36	1.78
3500.000	66.25	1.10	26.12	20.27	144.69	1.92
3550.000	94.62	1.39	15.67	20.02	-70.12	11.57
3600.000	78.02	1.51	13.85	19.85	133.82	11.75
3650.000	84.53	1.78	11.02	19.70	-73.20	11.76
3700.000	77.74	1.24	13.42	18.57	10.61	12.08
3750.000	77.21	1.48	14.25	18.42	152.65	12.05
3800.000	71.35	1.23	19.65	18.04	-63.33	11.53
3850.000	76.93	1.44	14.95	19.66	82.70	11.71
3900.000	70.66	1.45	14.70	20.29	-124.70	11.61
3950.000	74.00	1.36	15.92	20.12	24.71	11.71
4000.000	75.71	1.52	13.76	20.42	173.70	11.72
4050.000	72.79	1.44	14.61	20.42	-37.86	11.70
4100.000	72.21	1.15	23.00	21.21	112.60	11.63
4150.000	73.70	1.57	13.07	21.66	-56.40	11.42
4200.000	74.44	1.32	17.12	22.33	61.41	11.32
4250.000	70.69	1.13	24.16	21.30	-143.98	11.31
4300.000	73.23	1.44	14.67	21.30	7.82	11.66
4350.000	73.93	1.47	14.40	20.93	156.23	11.64
4400.000	68.73	1.35	17.29	20.92	-52.10	11.61
4450.000	72.76	1.64	34.42	20.26	98.36	11.71
4500.000	70.72	1.25	19.14	20.27	-113.52	11.70
4550.000	69.96	1.29	17.95	20.06	36.09	11.67
4600.000	70.86	1.49	14.15	19.73	-173.69	11.80
4650.000	67.53	1.35	14.10	19.32	-27.95	11.66
4700.000	66.47	1.45	16.46	19.64	119.42	11.75
4750.000	66.11	1.25	19.16	20.09	-90.86	11.66
4800.000	68.52	1.29	18.07	20.11	55.77	11.54
4850.000	69.50	1.26	18.74	19.74	-149.77	11.73
4900.000	66.26	1.19	21.31	19.60	-2.65	11.85
4950.000	70.62	1.33	17.04	20.03	145.46	11.76
5000.000	70.39	1.44	14.09	20.18	-65.03	11.77
5050.000	68.71	1.32	17.11	20.32	75.67	11.69
5100.000	71.03	1.62	12.56	21.43	-126.29	11.49
5150.000	79.64	1.17	22.03	20.97	26.03	11.60
5200.000	85.76	1.47	14.46	20.76	175.91	11.66
5250.000	85.96	1.52	15.64	20.37	-35.60	11.68
5300.000	79.37	1.25	19.24	20.24	115.40	11.76
5350.000	86.16	1.30	17.79	19.90	-96.63	11.63
5400.000	83.66	1.05	32.66	19.69	48.00	11.66
5450.000	81.73	1.21	20.40	20.01	-163.35	11.73
5500.000	83.75	1.36	16.27	19.90	133.30	11.67
5550.000	84.50	1.66	12.15	19.87	-105.30	11.73
5600.000	82.12	1.45	14.26	19.35	175.43	11.63
5650.000	87.00	1.36	16.39	19.34	-59.33	12.09
5700.000	87.01	1.47	14.37	17.35	149.57	12.33
5750.000	75.08	1.40	15.61	17.33	-10.33	12.32
5800.000	100.10	1.78	11.04	19.12	131.49	11.77
5850.000	85.55	2.29	9.15	22.01	-73.81	11.61
5900.000	94.01	1.50	19.13	19.26	73.62	11.33
5950.000	88.46	2.18	9.60	18.71	-140.67	12.06
6000.000	83.07	1.92	10.00	17.93	13.74	12.25
6050.000	94.13	1.55	12.34	21.23	-33.39	11.11
6100.000	79.39	2.11	10.94	25.37	-29.27	11.01
6150.000	73.62	1.37	16.17	31.06	-25.55	11.99
6200.000	80.59	1.31	17.40	33.66	-5.32	11.93
6250.000	75.60	2.91	5.22	40.35	-10.34	11.93
6300.000	75.45	1.59	12.01	45.35	-10.34	11.93


REF PLANE EXTEND: INPUT

100 TRIM

.00

10-

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#1 IN-3 OUT-3






10-27-62

NASA 20X20 MICROUAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#2 IN-4 OUT-3

FREQ-MHZ	ISOL-DB	VSUR	RTH LOSS	LOSS-DB	PHASE	GP DELAY
2500.000	84.12	1.08	13.01	MEAS 2	MEAS 2	MEAS 2
2750.000	90.45	1.63	12.44	46.54	-37.67	.52
3000.000	91.40	1.15	22.51	40.62	105.27	2.52
3250.000	86.25	1.16	22.59	24.86	-131.72	2.80
3500.000	82.49	1.17	14.45	23.20	-30.16	3.02
3750.000	76.47	1.21	28.50	23.21	44.71	4.41
4000.000	77.65	1.45	10.41	23.53	-14.11	10.82
4250.000	81.65	1.45	14.66	23.70	15.13	10.69
4500.000	76.45	1.22	24.73	22.14	-15.02	10.54
4750.000	80.62	1.63	12.40	21.94	-10.84	10.56
5000.000	86.69	1.16	22.37	21.49	145.87	10.98
5250.000	83.13	1.35	16.45	22.21	-54.21	11.13
5500.000	69.64	1.50	14.02	22.56	105.29	10.89
5750.000	73.61	1.45	14.73	22.56	-66.09	10.74
6000.000	72.37	1.60	12.70	22.56	78.56	10.85
6250.000	82.45	1.35	15.70	22.72	-116.74	10.90
6500.000	74.15	1.51	13.88	23.67	46.17	10.85
6750.000	79.81	1.40	14.50	23.67	-17.55	10.68
7000.000	81.17	1.44	14.92	23.55	21.51	10.51
7250.000	67.52	1.06	31.24	22.62	-165.82	10.54
7500.000	76.51	1.03	27.14	21.85	2	10.83
7750.000	93.23	1.80	26.15	21.85	14.20	11.02
8000.000	67.26	1.07	28.88	22.45	-34.45	11.02
8250.000	79.74	1.22	20.03	22.76	127.56	10.94
8500.000	77.20	1.27	18.41	22.34	-71.11	10.78
8750.000	87.55	1.29	18.05	22.60	93.85	10.77
9000.000	75.42	1.50	17.60	22.27	-55.31	10.81
9250.000	81.33	1.62	12.54	22.51	66.26	10.83
9500.000	76.17	1.45	14.76	22.76	-120.54	10.64
9750.000	73.49	1.55	12.01	22.70	36.59	10.67
10000.000	83.95	1.55	15.80	22.42	-51.48	10.67
10250.000	80.15	1.22	28.19	22.10	12.56	10.99
10500.000	87.08	1.23	15.73	20.95	172.55	11.06
10750.000	70.08	1.30	17.65	22.10	-25.76	11.03
11000.000	80.96	1.56	12.55	22.10	130.70	11.05
11250.000	75.20	1.52	10.88	22.15	-63.42	10.93
11500.000	74.45	1.52	13.68	22.82	100.13	10.62
11750.000	86.55	1.65	12.17	22.17	-93.10	10.66
12000.000	93.22	1.55	13.52	22.28	70.64	10.71
12250.000	80.34	1.04	34.66	22.60	-22.32	10.51
12500.000	87.63	1.27	19.49	21.45	42.76	10.85
12750.000	83.75	1.30	17.74	21.20	-152.92	11.03
13000.000	81.53	1.45	14.09	21.20	5.53	11.88
13250.000	65.50	1.27	19.45	22.17	150.27	11.00
13500.000	76.44	1.23	19.87	22.18	-30.16	10.95
13750.000	60.12	1.40	14.23	21.16	132.28	10.95
14000.000	79.03	1.70	11.53	21.52	-55.71	10.95
14250.000	80.76	1.20	21.00	19.75	57.62	11.19
14500.000	84.43	1.45	12.33	19.75	-108.10	11.45
14750.000	90.82	1.65	14.71	20.30	45.33	11.51
15000.000	86.55	1.65	10.49	21.52	-52.44	11.39
15250.000	89.48	1.71	11.34	23.10	4.76	11.20
15500.000	63.04	1.79	11.39	23.10	154.35	11.15
15750.000	60.23	1.66	10.41	23.61	-45.60	11.15
16000.000	95.66	1.55	14.70	23.61	110.10	11.23
16250.000	74.91	1.57	13.10	23.61	-93.44	11.23
16500.000	79.00	1.38	9.85	23.61	4.48	11.23
16750.000	60.30	1.31	12.34	23.61	-12.32	11.23
17000.000	75.48	1.53	13.64	23.61	37.99	11.23
17250.000	73.21	1.54	13.45	23.61	-120.23	11.23
17500.000	76.79	1.54	10.57	23.61	55.07	11.23
17750.000	72.75	1.53	10.57	23.61	133.37	11.23

REF PLANE EXT(CH): INPUT= .03 TRAN= .00

NASA 20X20 MICROUAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#2 IN-4 OUT-3




10-27-82

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#3 IN-5 OUT-3

FREQ-MHZ	ISOL-DB	VSWR	KTN LCSS	LOSS-DB	PHASE	GP DELAY
2500.000	82.92	1.29	18.02	45.60	137.64	MEAS 2
2750.000	87.05	1.09	27.17	39.21	-56.52	MEAS 2
3000.000	86.87	1.26	18.51	31.62	14.00	2.60
3250.000	86.50	1.14	23.06	25.67	106.56	3.12
3500.000	79.20	1.00	20.75	21.52	172.47	4.61
3550.000	87.27	1.07	22.01	21.10	-30.93	11.16
3600.000	75.51	1.31	17.35	21.23	126.37	11.16
3650.000	82.28	1.50	10.19	21.59	-72.61	11.10
3700.000	74.86	2.11	18.96	21.64	86.66	10.99
3750.000	72.91	1.36	15.98	21.27	-109.38	11.08
3800.000	75.25	1.41	15.45	21.84	47.90	11.03
3850.000	79.61	1.34	16.72	21.76	-145.55	10.92
3900.000	70.95	1.02	38.92	21.43	14.64	11.15
3950.000	74.14	1.14	23.43	21.28	172.91	11.17
4000.000	71.00	1.13	24.05	21.67	-27.64	11.12
4050.000	76.78	1.20	20.56	22.02	132.17	11.09
4100.000	71.05	1.19	21.07	22.98	-66.98	10.92
4150.000	73.12	1.36	16.37	23.98	109.60	10.90
4200.000	61.53	1.59	12.00	23.51	-87.15	10.98
4250.000	74.40	1.17	23.53	22.60	76.20	10.90
4300.000	70.22	1.14	23.90	22.01	-122.54	11.12
4350.000	72.32	1.14	23.90	22.01	31.92	11.16
4400.000	64.08	1.17	22.11	21.34	-164.13	11.09
4450.000	76.80	1.27	18.62	21.40	156.51	11.04
4500.000	77.55	1.38	15.50	21.25	-42.95	11.11
4550.000	80.64	1.26	18.64	21.12	17.24	11.15
4600.000	71.31	1.23	19.75	21.25	-83.74	11.11
4650.000	73.47	1.20	20.22	21.29	77.27	10.87
4700.000	70.28	1.35	15.75	22.35	-51.94	10.80
4750.000	74.61	1.27	18.47	22.65	146.23	11.09
4800.000	75.36	1.50	12.91	22.87	170.89	11.23
4850.000	72.82	1.64	12.34	21.15	-31.80	11.36
4900.000	70.91	1.59	12.90	20.77	122.04	11.21
4950.000	82.82	1.57	13.05	20.92	-75.24	11.03
5000.000	75.71	1.32	17.12	20.92	85.13	11.21
5050.000	73.61	1.26	16.66	20.54	-116.65	11.50
5100.000	73.63	1.25	19.23	20.66	59.25	10.97
5150.000	75.45	1.31	17.56	20.66	-107.76	11.05
5200.000	73.53	1.09	27.63	20.67	164.35	11.13
5250.000	73.53	1.20	20.93	21.17	-37.31	11.13
5300.000	74.57	1.46	14.56	21.63	125.14	11.02
5350.000	75.10	1.09	27.16	21.89	35.53	11.73
5400.000	79.71	1.25	19.20	21.63	-16.73	11.59
5450.000	81.34	1.26	18.37	21.72	174.97	11.02
5500.000	80.56	1.35	13.37	21.89	12.14	11.15
5550.000	82.11	1.39	13.71	20.95	-16.73	11.59
5600.000	73.60	1.31	20.41	20.30	167.31	11.73
5650.000	73.60	1.27	18.55	19.02	-12.14	11.02
5700.000	55.06	1.12	19.19	19.02	174.97	11.15
5750.000	73.65	1.63	12.43	19.02	35.53	11.73
5800.000	75.14	1.94	9.87	21.61	-16.73	11.59
5850.000	90.79	1.94	19.22	21.61	125.14	11.02
5900.000	80.16	1.09	19.22	21.61	12.14	11.15
5950.000	82.14	1.59	13.22	21.67	-16.73	11.73
6000.000	82.14	1.59	13.22	21.67	125.14	11.02
6050.000	74.25	1.50	14.03	21.42	35.53	11.73
6100.000	73.65	1.77	17.45	21.67	-16.73	11.59
6150.000	73.65	1.77	17.45	21.67	125.14	11.02
6200.000	73.65	1.77	17.45	21.67	12.14	11.15
6250.000	73.65	1.77	17.45	21.67	-16.73	11.73
6300.000	73.65	1.77	17.45	21.67	125.14	11.02
6350.000	73.65	1.77	17.45	21.67	12.14	11.15
6400.000	73.65	1.77	17.45	21.67	-16.73	11.73
6450.000	73.65	1.77	17.45	21.67	125.14	11.02
6500.000	73.65	1.77	17.45	21.67	12.14	11.15
6550.000	73.65	1.77	17.45	21.67	-16.73	11.73
6600.000	73.65	1.77	17.45	21.67	125.14	11.02
6650.000	73.65	1.77	17.45	21.67	12.14	11.15
6700.000	73.65	1.77	17.45	21.67	-16.73	11.73
6750.000	73.65	1.77	17.45	21.67	125.14	11.02
6800.000	73.65	1.77	17.45	21.67	12.14	11.15
6850.000	73.65	1.77	17.45	21.67	-16.73	11.73
6900.000	73.65	1.77	17.45	21.67	125.14	11.02
6950.000	73.65	1.77	17.45	21.67	12.14	11.15
7000.000	73.65	1.77	17.45	21.67	-16.73	11.73
7050.000	73.65	1.77	17.45	21.67	125.14	11.02
7100.000	73.65	1.77	17.45	21.67	12.14	11.15
7150.000	73.65	1.77	17.45	21.67	-16.73	11.73
7200.000	73.65	1.77	17.45	21.67	125.14	11.02
7250.000	73.65	1.77	17.45	21.67	12.14	11.15
7300.000	73.65	1.77	17.45	21.67	-16.73	11.73
7350.000	73.65	1.77	17.45	21.67	125.14	11.02
7400.000	73.65	1.77	17.45	21.67	12.14	11.15
7450.000	73.65	1.77	17.45	21.67	-16.73	11.73
7500.000	73.65	1.77	17.45	21.67	125.14	11.02

REF PLANE EXT (CM): INPUT = .00 TERM = .00

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#3 IN-5 OUT-3



ORIGINAL PAGE IS  
OF POOR QUALITY

ORIGINAL PAGE IS  
OF POOR QUALITY

10-27-82


NPSA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#5 IN-7 OUT-3

FREQ-MHZ	ISOL-1X MEAS 1	VSUR MEAS 2	RTN LOSS MEAS 2	LOSS-1X MEAS 2	FMPS MEAS 2	GP DELAY MEAS 2
2000.000	80.78	1.14	23.41	49.33	-4.66	.10
2200.000	81.41	1.52	13.66	41.06	174.69	2.10
2400.000	89.04	1.11	23.56	32.52	-22.58	2.35
2600.000	88.67	1.13	24.58	24.77	-110.59	2.63
2800.000	91.28	1.25	19.15	21.35	-136.53	4.63
3000.000	78.16	1.13	24.21	21.67	-33.06	18.49
3200.000	72.20	1.33	17.06	21.00	-134.17	10.34
3400.000	75.03	1.42	13.19	21.22	-26.71	10.44
3600.000	68.56	1.43	15.02	20.36	-170.17	10.47
3800.000	77.02	1.65	26.50	19.72	-3.42	18.75
4000.000	78.27	1.33	17.03	20.16	162.69	10.65
4200.000	76.62	1.50	13.55	20.20	-26.85	10.61
4400.000	74.34	1.34	16.75	20.58	140.65	10.66
4600.000	74.66	1.30	17.81	21.13	-50.57	16.52
4800.000	63.73	1.30	17.77	21.56	121.04	10.41
5000.000	73.25	1.15	22.90	22.36	-65.23	10.41
5200.000	75.64	1.24	19.27	23.38	106.94	18.24
5400.000	83.55	1.12	25.22	24.15	-73.50	18.00
5600.000	73.06	1.28	16.14	23.55	166.51	10.11
5800.000	75.72	1.25	15.05	22.10	-70.00	10.43
6000.000	80.12	1.12	24.30	22.42	56.76	10.43
6200.000	69.49	1.13	24.11	21.68	-94.24	10.50
6400.000	65.25	1.17	22.18	21.06	76.06	10.50
6600.000	73.73	1.25	15.05	22.10	-112.10	10.38
6800.000	65.01	1.14	18.20	22.36	62.22	10.37
7000.000	73.35	1.14	23.45	22.05	-134.00	10.46
7200.000	70.52	1.11	20.53	21.69	45.79	10.51
7400.000	80.05	1.21	20.54	22.55	-175.15	10.42
7600.000	77.41	1.10	26.44	23.13	30.33	10.66
7800.000	81.62	1.15	16.60	23.31	-145.37	10.00
8000.000	73.65	1.06	30.06	20.55	-161.13	10.71
8200.000	72.05	1.10	26.39	20.55	19.43	10.82
8400.000	65.51	1.32	17.22	19.73	169.18	10.82
8600.000	79.47	1.17	22.10	20.23	-25.22	10.60
8800.000	69.61	1.23	19.02	21.26	141.62	10.46
9000.000	73.51	1.16	22.64	22.12	-41.85	10.29
9200.000	92.28	1.17	22.18	22.60	134.25	10.37
9400.000	79.02	1.27	16.55	21.50	-53.01	10.49
9600.000	81.43	1.18	21.22	22.22	116.66	10.26
9800.000	73.40	1.17	22.00	21.57	-100.87	10.59
10000.000	79.65	1.15	16.48	21.90	86.93	10.51
10200.000	75.56	1.27	10.57	21.09	-61.09	10.52
10400.000	73.77	1.44	14.64	22.00	107.69	10.55
10600.000	75.02	1.35	16.51	22.00	-150.79	10.50
10800.000	76.70	1.31	25.73	22.31	136.77	10.30
11000.000	74.16	1.32	17.31	22.79	-130.16	10.39
11200.000	75.42	1.11	25.64	20.66	100.56	10.30
11400.000	83.57	1.11	23.67	20.73	-100.56	10.32
11600.000	72.62	1.32	17.17	21.13	123.79	10.74
11800.000	77.22	1.71	11.60	21.70	-14.44	10.60
12000.000	72.73	1.73	11.75	21.01	164.79	10.56
12200.000	85.57	1.67	9.79	22.06	-124.30	10.53
12400.000	67.49	1.61	12.60	21.21	141.50	10.33
12600.000	65.37	1.04	34.46	23.97	-131.04	10.33
12800.000	79.49	1.20	20.65	23.51	124.20	10.33
13000.000	60.56	1.23	19.67	20.97	-124.20	10.33
13200.000	67.05	1.23	15.61	40.31	119.83	10.33
13400.000	72.24	1.14	23.61	59.15	-115.23	10.33
13600.000	65.57	1.30	17.77	55.15	150.79	10.33

NPSA 20X20 MICROCURVE SWITCH MATRIX

SYSTEM FINAL TEST

XPT.#5 IN-7 OUT-3





ORIGINAL PAGE IS  
OF POOR QUALITY


10-20-82

NPSA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.07 IN-11 CUT-3

FREQ-MHZ	ISOL-DB	VSWR	RTH LOSS	LOSS-DB	PHASE	GP DELAY
2500.000	MEAS 1	MEAS 2	MEAS 2	MEAS 2	MEAS 2	MEAS 2
2750.000	62.30	1.14	23.57	46.54	16.09	1.66
3000.000	70.61	1.01	43.71	35.35	17.59	1.66
3250.000	81.57	1.37	16.16	20.95	74.34	1.52
3500.000	60.57	1.15	23.19	24.39	113.35	2.14
3750.000	72.23	1.27	18.47	19.15	49.70	3.57
4000.000	82.74	1.26	18.16	19.59	18.51	10.26
4250.000	80.45	1.10	26.21	19.70	40.22	9.98
4500.000	79.03	1.62	12.55	19.55	136.15	10.05
4750.000	65.19	1.20	20.00	16.39	36.46	10.32
5000.000	79.65	1.20	23.47	17.76	15.50	10.44
5250.000	76.23	1.14	23.72	18.69	22.49	10.27
5500.000	69.30	1.23	15.72	19.32	159.13	10.01
5750.000	79.12	1.25	15.05	19.80	23.03	10.03
6000.000	77.53	1.00	20.75	19.66	60.15	10.14
6250.000	74.23	1.11	25.71	20.03	17.02	10.14
6500.000	72.21	1.08	28.02	20.75	165.27	10.04
6750.000	74.34	1.23	15.68	21.91	15.44	9.79
7000.000	71.50	1.05	32.69	22.61	17.76	9.60
7250.000	76.27	1.58	15.25	22.10	25.81	9.61
7500.000	65.17	1.24	15.34	21.80	150.57	16.20
7750.000	60.69	1.15	22.66	21.37	29.93	10.09
8000.000	72.74	1.06	31.15	21.58	15.33	10.05
8250.000	74.34	1.09	15.00	22.37	26.31	9.79
8500.000	64.76	1.00	13.55	22.19	156.59	9.83
8750.000	77.56	1.26	18.74	21.77	34.26	10.02
9000.000	69.14	1.20	20.96	21.03	17.21	10.02
9250.000	64.52	1.16	14.51	22.10	35.50	9.89
9500.000	67.47	1.37	16.14	22.08	113.23	9.84
9750.000	77.06	1.26	16.34	22.33	39.37	9.84
10000.000	80.90	1.06	10.34	21.82	137.43	9.91
10250.000	72.59	1.24	19.40	21.50	12.57	9.96
10500.000	74.27	1.15	23.19	21.17	135.85	5.93
10750.000	76.08	1.06	15.16	20.66	44.96	10.06
11000.000	70.69	1.25	11.50	19.52	18.13	10.29
11250.000	71.95	1.10	15.56	19.36	31.51	10.36
11500.000	80.00	1.54	13.45	20.36	151.67	10.21
11750.000	75.57	1.46	14.50	21.35	27.05	9.90
12000.000	83.45	1.00	12.79	21.15	18.42	9.87
12250.000	72.77	1.48	14.23	21.64	31.03	9.99
12500.000	69.52	1.19	14.18	21.72	17.55	9.86
12750.000	74.02	1.21	13.78	21.46	36.21	10.13
13000.000	71.45	1.45	14.67	21.15	17.61	10.13
13250.000	75.71	1.51	13.50	20.86	31.36	10.14
13500.000	70.91	1.52	13.71	20.81	12.57	10.17
13750.000	72.63	1.34	16.74	21.28	25.39	10.05
14000.000	73.60	1.43	15.12	21.25	135.08	10.05
14250.000	82.44	1.03	37.95	20.93	33.42	10.59
14500.000	74.95	1.23	15.59	20.93	137.72	10.59
14750.000	73.70	1.35	16.47	20.77	12.71	10.12
15000.000	78.05	1.00	13.56	21.59	19.55	10.12
15250.000	77.61	1.06	10.47	22.39	8.25	9.90
15500.000	72.90	2.15	6.73	22.39	16.35	9.97
15750.000	65.22	2.01	9.31	22.12	16.45	10.27
16000.000	81.14	1.39	10.92	22.15	6.45	10.27
16250.000	75.53	1.33	13.53	22.15	169.05	10.11
16500.000	77.92	2.22	13.53	22.15	11.55	9.70
16750.000	77.92	2.22	13.53	22.15	11.55	9.70
17000.000	75.55	1.16	22.53	22.15	11.55	9.70
17250.000	69.47	1.44	14.93	22.15	11.55	9.70
17500.000	70.54	1.80	10.95	22.15	11.55	9.70
17750.000	74.79	1.53	13.56	22.15	11.55	9.70

REF PLANE EXT (CH) : INPUT = .00 TRAN = .00

NPSA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.07 IN-11 CUT-3





10-28-82


NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#9 IN-17 OUT-3

ORIGINAL PAGE IS  
OF POOR QUALITY

FREQ-MHZ	ISOL-DB	VSUR	RTH LOSS	LOSS-DB	PHASE	GP DELAY
2500.000	MEAS 1	MEAS 2	MEAS 2	MEAS 2	MEAS 2	MEAS 2
2750.000	82.20	1.25	19.21	46.24	103.29	.61
3000.000	76.37	1.24	19.35	38.74	41.29	.81
3250.000	82.02	1.37	16.12	30.30	-42.70	1.05
3500.000	87.57	1.10	26.65	23.35	-147.50	1.19
3750.000	80.75	1.34	16.82	21.43	182.57	2.51
4000.000	76.33	1.18	21.72	19.75	-58.77	9.05
4250.000	84.00	1.73	11.45	19.18	137.52	9.10
4500.000	78.04	1.78	11.03	17.06	-26.49	9.34
4750.000	67.20	1.28	20.76	15.84	153.75	9.87
5000.000	78.69	1.34	16.76	16.19	-21.87	9.52
5250.000	75.13	1.04	34.23	17.65	168.72	9.16
5500.000	72.42	1.45	14.67	18.40	8.16	8.97
5750.000	73.10	1.23	19.60	18.12	-154.21	9.17
6000.000	73.66	1.18	21.57	18.06	37.57	9.23
6250.000	85.15	1.49	15.63	16.42	-126.67	9.18
6500.000	71.11	1.56	13.23	18.55	67.31	9.16
6750.000	76.84	1.35	16.60	19.10	-97.20	9.14
7000.000	69.38	1.69	11.83	15.63	98.45	9.02
7250.000	79.55	1.51	13.61	19.86	-61.95	9.01
7500.000	68.56	1.42	15.25	20.54	134.24	8.92
7750.000	61.04	1.26	18.78	20.52	-23.88	8.85
8000.000	76.44	1.22	20.15	20.48	174.84	8.92
8250.000	90.77	1.20	20.20	20.03	15.22	9.05
8500.000	67.73	1.42	15.19	19.41	-151.72	9.23
8750.000	66.14	1.74	11.34	19.84	42.35	9.13
9000.000	69.56	1.62	12.33	20.17	-120.50	9.02
9250.000	65.17	1.38	15.87	20.29	77.66	9.01
9500.000	67.03	1.11	25.74	20.26	-84.34	9.04
9750.000	73.66	1.25	19.13	20.76	112.24	8.86
10000.000	72.55	1.14	23.75	20.76	-45.78	8.93
10250.000	74.05	1.50	14.82	20.38	153.28	8.93
10500.000	78.40	1.49	14.05	19.57	-174.32	9.21
10750.000	70.15	1.14	23.65	18.52	174.25	9.22
11000.000	70.42	1.53	13.53	18.87	-21.08	9.44
11250.000	67.17	1.61	12.66	17.75	142.58	9.48
11500.000	72.52	1.48	14.32	17.73	-41.58	9.48
11750.000	67.35	1.37	16.10	18.68	123.86	9.48
12000.000	72.70	1.29	17.99	15.21	-74.68	9.44
12250.000	75.54	1.46	14.62	19.39	186.88	9.05
12500.000	65.25	1.25	17.53	18.97	-32.05	9.12
12750.000	79.06	1.34	16.65	18.23	148.55	9.23
13000.000	78.10	1.12	24.65	18.23	-27.88	9.38
13250.000	70.46	1.26	18.69	17.97	163.85	9.38
13500.000	69.56	1.49	14.10	18.74	-167.44	9.38
13750.000	71.31	1.85	10.49	18.74	163.85	9.38
14000.000	71.72	1.99	5.57	15.40	-31.45	9.38
14250.000	75.19	1.34	13.46	18.05	133.26	9.02
14500.000	72.03	1.10	25.13	17.58	-133.26	9.02
14750.000	71.11	1.12	25.15	17.66	113.78	9.02
15000.000	73.57	1.63	11.53	19.97	-113.78	9.14
15250.000	79.22	2.42	7.73	19.09	133.26	9.14
15500.000	76.64	2.39	7.73	15.13	-38.69	9.14
15750.000	74.04	2.45	7.53	15.13	133.26	9.14
16000.000	80.25	2.13	11.52	18.93	-133.26	9.14
16250.000	75.61	1.72	13.61	19.55	133.26	9.14
16500.000	75.15	1.53	10.61	19.55	-133.26	9.14
16750.000	81.59	1.84	10.53	27.21	97.31	1.14
17000.000	71.03	1.19	21.07	42.10	-109.27	1.14
17250.000	71.56	1.56	12.12	52.05	179.76	1.04
17500.000	74.83	3.23	5.56	21.07	-179.76	1.04
17750.000	79.17	1.19	21.07	52.05	179.76	1.04

REF PLANE EXT (CH) : INPUT = .00 TRM = .00

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#9 IN-17 OUT-3




ORIGINAL PAGE IS  
OF POOR QUALITYNASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#11 IN-21 OUT-3

FREQ-MHZ	ISOL-DB MEAS 1	VSUP MEAS 2	RTH LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	93.77	1.26	18.64	47.17	54.66	.21
2750.000	93.98	1.18	21.79	26.56	50.56	.21
3000.000	95.91	1.15	21.11	26.55	50.56	.29
3250.000	85.13	1.09	27.12	22.82	-20.12	.57
3500.000	70.66	1.23	19.69	19.98	-75.67	1.06
3550.000	80.31	1.18	21.86	19.48	136.82	0.40
3600.000	75.83	1.33	16.66	18.60	-16.40	0.41
3650.000	75.77	1.93	5.55	18.75	-16.99	0.22
3700.000	70.09	1.46	14.52	16.41	-42.00	0.09
3750.000	75.97	1.28	18.27	15.13	-126.89	9.99
3800.000	72.08	1.26	18.66	16.76	-71.30	0.02
3850.000	68.62	1.37	16.19	17.74	-83.77	0.44
3900.000	63.49	1.59	12.85	15.37	-127.44	0.20
3950.000	74.27	1.50	13.56	19.59	-18.71	0.16
4000.000	75.55	1.45	14.62	19.60	-166.96	6.24
4050.000	73.47	1.56	12.96	19.78	-43.58	0.24
4100.000	73.55	1.33	16.85	19.63	-103.47	0.34
4150.000	71.32	1.71	11.66	19.34	-103.89	0.33
4200.000	73.52	1.22	20.12	18.76	-43.32	0.42
4250.000	65.72	1.22	20.12	18.76	100.75	0.20
4300.000	65.16	1.12	24.86	20.07	-140.77	6.20
4350.000	73.63	1.20	21.02	26.09	-72.60	0.24
4400.000	65.21	1.44	14.82	15.62	-77.36	0.43
4450.000	66.42	1.27	16.44	15.62	-77.36	0.41
4500.000	75.25	1.02	35.81	20.42	-129.17	0.26
4550.000	73.75	1.25	18.57	20.42	-20.14	0.33
4600.000	67.64	1.16	22.70	20.18	-39.23	0.33
4650.000	70.21	1.26	16.74	20.46	-107.64	0.05
4700.000	70.71	1.16	22.42	21.20	-107.64	0.34
4800.000	72.09	1.18	16.37	21.14	-109.51	0.05
4850.000	63.71	1.25	26.21	15.26	-155.23	0.53
4900.000	73.73	1.35	16.92	20.09	-137.74	0.28
4950.000	70.11	1.62	12.58	18.98	-137.74	0.22
5000.000	83.16	1.61	12.58	18.98	-77.19	0.42
5050.000	71.03	1.71	11.67	15.83	-126.82	0.44
5100.000	76.47	1.35	16.51	20.30	-21.40	0.44
5150.000	76.26	1.64	12.27	20.62	-170.05	0.16
5200.000	71.07	1.60	12.75	20.38	-44.23	0.15
5250.000	77.94	1.22	20.21	20.15	-103.77	0.24
5300.000	74.14	1.13	24.29	19.24	-107.66	0.54
5350.000	70.19	1.10	16.50	18.23	-155.26	0.52
5400.000	70.66	1.35	11.55	17.79	-155.26	0.30
5450.000	70.66	1.69	9.25	15.31	-155.26	0.37
5500.000	70.62	2.05	9.25	13.04	-155.26	0.37
5550.000	69.74	1.73	17.31	10.91	-131.12	0.37
5600.000	72.06	1.38	13.03	15.82	-100.31	0.37
5650.000	68.32	1.43	13.72	13.12	-41.32	0.37
5700.000	67.35	1.57	13.12	13.72	-157.07	0.37
5750.000	69.27	2.00	9.55	15.63	-155.16	0.37
5800.000	64.70	1.79	10.95	15.31	-155.26	0.37
5850.000	69.42	1.74	12.13	18.49	-157.07	0.37
5900.000	69.04	1.56	11.39	18.55	-157.07	0.37
5950.000	73.64	1.71	11.63	20.32	-157.07	0.37
6000.000	72.04	2.16	8.71	22.02	-157.07	0.37
6050.000	68.81	1.54	13.49	22.02	-157.07	0.37
6100.000	71.09	1.95	16.62	22.02	-157.07	0.37
6150.000	71.03	2.08	5.10	42.95	-157.07	0.37
6200.000	73.09	1.15	23.29	42.95	-157.07	0.37

REF PLANE EXT (CM) : INPUT = .00 TRIM = .00

## NASA 20X20 MICROWAVE SWITCH MATRIX

SYSTEM FINAL TEST  
XPT.#11 IN-21 OUT-3


ORIGINAL PAGE IS  
OF POOR QUALITY

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#13 IN-3 OUT-4

FREQ-MHZ	ISOL-LB	VSWR	KTH LOSS	LOSS-DB	PHASE	GP DELAY
2500.000	95.50	1.52	17.14	46.52	-39.37	MEAS 2
2750.000	84.21	1.65	31.53	40.12	64.76	95
3000.000	84.86	1.42	15.29	32.93	149.75	2.95
3250.000	89.54	1.10	26.24	26.57	-143.54	3.16
3500.000	60.63	1.10	26.14	22.79	-86.53	3.31
3550.000	75.35	1.39	15.71	22.19	68.96	4.70
3600.000	70.57	1.51	13.62	21.55	-130.02	11.43
3650.000	76.35	1.78	11.66	21.32	20.00	11.36
3700.000	76.39	1.24	15.35	20.12	171.56	11.46
3750.000	75.63	1.48	14.22	20.26	-37.55	11.50
3800.000	76.84	1.23	15.77	20.22	116.87	11.52
3850.000	74.50	1.44	14.51	20.59	-90.51	11.56
3900.000	74.26	1.45	14.68	20.93	67.28	11.58
3950.000	70.76	1.38	15.94	20.69	-136.50	11.36
4000.000	74.96	1.51	13.79	20.67	16.39	11.40
4050.000	72.01	1.43	14.77	20.72	175.24	11.44
4100.000	72.84	1.15	25.03	21.05	-33.48	11.45
4150.000	71.59	1.57	13.12	21.67	120.87	11.24
4200.000	75.61	1.32	17.11	22.74	-76.20	11.10
4250.000	70.97	1.13	24.95	22.55	81.37	11.11
4300.000	72.95	1.44	14.88	23.26	-110.25	11.07
4350.000	70.47	1.47	14.77	23.14	42.87	11.11
4400.000	66.37	1.22	17.10	22.91	-156.28	11.17
4450.000	70.77	1.04	34.61	22.47	56	11.27
4500.000	67.09	1.25	19.02	22.25	155.53	11.35
4550.000	66.05	1.25	17.51	21.65	-47.82	11.40
4600.000	65.27	1.49	14.13	21.96	105.57	11.45
4650.000	67.01	1.49	14.07	22.02	-100.09	11.33
4700.000	75.25	1.36	16.41	22.71	57.57	11.20
4750.000	72.49	1.25	15.13	22.55	-143.32	11.16
4800.000	65.02	1.25	18.04	22.87	15.63	11.35
4850.000	77.52	1.26	16.80	22.43	171.85	11.36
4900.000	61.48	1.15	21.15	22.53	-33.42	11.43
4950.000	70.56	1.32	17.15	23.82	120.31	11.27
5000.000	79.34	1.44	14.60	23.41	-79.06	11.22
5050.000	85.18	1.32	17.14	23.33	76.51	11.24
5100.000	74.93	1.61	12.03	23.44	-123.64	11.22
5150.000	77.53	1.47	14.36	23.33	32.66	11.26
5200.000	91.29	1.52	13.79	23.30	-171.19	11.32
5250.000	80.03	1.24	15.42	23.11	15.20	11.25
5300.000	82.54	1.30	12.68	22.90	-60.20	11.37
5350.000	70.64	1.05	22.42	22.40	93.16	11.50
5400.000	76.44	1.36	20.38	22.50	-14.07	11.46
5450.000	75.73	1.36	16.39	22.40	40.77	11.42
5500.000	80.77	1.66	12.12	22.67	-165.11	11.40
5550.000	85.50	1.44	14.00	22.35	15.76	11.35
5600.000	73.30	1.37	16.09	22.20	-62.35	11.45
5650.000	74.91	1.43	15.33	20.75	91.56	12.11
5700.000	80.67	1.40	13.93	20.14	-135.30	11.79
5750.000	75.13	1.73	11.01	21.25	17.47	11.79
5800.000	81.06	1.33	10.19	22.31	169.04	11.51
5850.000	77.14	1.09	10.23	22.94	-37.01	11.63
5900.000	79.22	2.19	8.35	23.15	110.30	11.07
5950.000	80.23	1.91	10.05	23.15	135.03	11.53
6000.000	74.75	1.59	12.09	23.00	-165.21	11.45
6250.000	69.59	2.11	10.94	23.44	123.23	11.46
6500.000	74.21	1.07	16.21	23.09	-55.05	11.45
6750.000	74.59	1.31	17.12	23.16	21.25	11.55
7000.000	77.54	2.31	12.22	23.16	15.47	11.55
7250.000	77.54	1.59	12.22	23.16	15.47	11.55
7500.000	77.54	1.59	12.22	23.16	15.47	11.55

REF FLANE EXTCH: INPUT

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#13 IN-3 OUT-4























ORIGINAL PAGE IS  
OF POOR QUALITY




0.01 GHz to 1.8 GHz



1.7 GHz to 4.1 GHz




ORIGINAL PAGE IS  
OF POOR QUALITY



Note Second  
Harmonic at  
9.5 GHz

5.8 GHz to 12.9 GHz




Note Second  
Harmonic at  
9.5 GHz

8.5 GHz to 18.0 GHz






ORIGINAL PAGE IS  
OF POOR QUALITY




11/6/82




ORIGINAL PAGE IS  
OF POOR QUALITY

11/6/82




ORIGINAL PAGE IS  
OF POOR QUALITY

11/6/82




11/6/82




ORIGINAL PAGE IS  
OF POOR QUALITY

11/6/82




11/6/82




ORIGINAL PAGE IS  
OF POOR QUALITY

11/6/82



11/6/82







NPSA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#43 IN-7 OUT-13


FREQ-MHZ	ISOL-DB	VSUP	RTH LOSS	LOSS-DB	PHASE	GP DELAY
2500.000	85.92	1.12	24.66	53.65	90.29	1.54
2750.000	94.36	1.53	13.55	44.52	-37.92	1.54
3000.000	87.00	1.12	25.22	34.29	172.98	1.83
3250.000	52.63	1.12	25.09	24.70	-8.13	2.13
3500.000	78.68	1.23	19.82	19.60	150.18	2.87
3750.000	81.38	1.13	24.57	19.88	41.70	5.96
4000.000	80.25	1.30	17.77	17.69	-64.60	6.38
4250.000	62.46	1.41	15.31	16.36	172.13	6.59
4500.000	74.25	1.43	15.03	17.46	56.12	6.25
4750.000	84.56	1.11	26.01	18.11	-53.01	6.26
5000.000	79.06	1.31	17.55	18.79	-152.95	5.30
5250.000	75.55	1.48	14.32	17.44	98.33	6.21
5500.000	76.21	1.35	16.51	17.67	-16.47	6.16
5750.000	75.46	1.29	16.07	18.38	123.59	6.82
6000.000	65.76	1.28	16.13	18.71	126.93	5.94
6250.000	74.06	1.13	24.25	19.44	22.56	5.74
6500.000	73.69	1.22	20.12	19.40	-79.63	5.90
6750.000	73.62	1.12	25.14	19.65	170.25	5.85
7000.000	75.07	1.26	18.34	20.85	69.39	5.54
7250.000	76.64	1.29	18.05	20.34	-29.14	5.63
7500.000	67.77	1.12	24.75	19.33	123.16	5.53
7750.000	81.18	1.11	25.36	18.63	121.33	5.96
8000.000	81.71	1.16	22.86	18.91	15.33	5.87
8250.000	69.41	1.23	15.71	18.91	-93.30	5.99
8500.000	65.55	1.27	16.38	16.51	161.87	6.03
8750.000	66.17	1.15	23.21	16.20	51.22	6.02
9000.000	66.17	1.12	25.22	18.47	-55.11	5.69
9250.000	69.81	1.22	19.96	18.58	165.60	5.60
9500.000	66.18	1.10	26.75	19.10	-92.97	5.83
9750.000	70.85	1.33	17.01	19.10	-7.66	5.76
10000.000	76.56	1.14	23.67	18.96	116.98	5.95
10250.000	61.31	1.06	20.17	19.04	141.60	5.95
10500.000	64.11	1.11	25.88	18.47	35.50	5.19
10750.000	59.30	1.33	16.53	17.52	-72.62	5.96
11000.000	77.23	1.13	23.02	19.06	172.76	5.88
11250.000	77.64	1.22	19.92	19.23	72.74	5.96
11500.000	74.64	1.14	23.49	19.23	-36.90	5.79
11750.000	66.99	1.16	22.44	19.94	141.66	5.57
12000.000	71.43	1.28	16.12	20.13	112.78	5.50
12250.000	79.36	1.16	22.78	20.53	10.63	5.66
12500.000	73.66	1.17	22.21	20.19	-67.91	5.63
12750.000	69.48	1.36	16.39	21.09	152.31	5.72
13000.000	73.05	1.26	19.33	20.05	55.29	5.39
13250.000	68.87	1.43	14.80	20.74	-45.23	5.73
13500.000	68.70	1.34	16.65	20.74	150.50	5.97
13750.000	73.03	1.32	17.25	20.36	196.70	5.74
14000.000	72.05	1.10	25.74	20.05	3.71	5.91
14250.000	75.44	1.32	17.15	19.55	-105.31	5.39
14500.000	83.76	1.11	26.09	19.63	149.03	5.73
14750.000	86.29	1.13	24.75	19.79	-45.70	5.97
15000.000	76.70	1.31	17.45	19.32	-55.33	5.21
15250.000	75.75	1.70	11.56	19.67	176.73	5.65
15500.000	76.24	1.53	11.56	19.29	-76.94	5.97
15750.000	79.36	1.63	12.39	19.83	-155.29	5.97
16000.000	97.23	1.04	25.52	19.00	135.31	5.21
16250.000	75.04	1.20	23.73	15.01	95.13	5.23
16500.000	77.78	1.24	13.47	27.27	-5.30	5.93
16750.000	75.55	1.50	12.34	29.20	150.97	5.93
17000.000	71.45	1.14	23.45	32.01	-13.56	5.93
17250.000	77.05	1.30	17.69	44.37	173.95	1.94
17500.000						1.05

REF PLANE EXTENSION: INPUT = -0.00 INCH

NPSA 20X20 MICROWAVE SWITCH MATRIX

SYSTEM FINAL TEST

XPT.#43 IN-7 OUT-13




NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#45 IN-11 OUT-13

FREQ-MHZ	ISOL-DB MEAS 1	VSWR MEAS 2	RTN LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	82.81	1.13	24.44	52.64	-7.43	.91
2750.000	69.44	1.02	40.13	43.98	-93.07	.91
3000.000	81.39	1.35	16.50	33.08	-171.91	1.26
3250.000	60.02	1.16	22.41	23.52	-60.59	1.50
3500.000	75.15	1.27	18.50	18.49	-81.87	2.30
3550.000	74.63	1.29	18.85	16.49	-177.56	5.38
3600.000	73.22	1.15	23.29	17.03	-84.65	5.74
3650.000	66.10	1.58	13.00	16.61	-24.10	5.62
3700.000	74.72	1.60	12.66	17.25	-134.96	5.54
3750.000	91.46	1.22	20.26	17.32	-136.55	5.48
3800.000	62.22	1.15	23.50	18.86	-37.72	5.51
3850.000	84.60	1.21	20.54	18.37	-61.77	5.44
3900.000	76.89	1.26	18.81	19.71	-158.28	5.19
3950.000	70.92	1.09	27.42	20.57	-111.58	4.99
4000.000	73.57	1.11	25.63	20.65	-21.95	5.03
4050.000	85.72	1.09	27.04	20.62	-69.37	5.15
4100.000	76.21	1.24	19.55	20.82	-153.62	5.27
4150.000	72.03	1.06	30.13	20.84	-100.77	5.14
4200.000	72.92	1.36	16.02	21.46	-11.45	5.01
4250.000	74.57	1.27	18.51	21.21	-79.66	5.06
4300.000	73.06	1.16	22.49	21.44	-170.62	5.03
4350.000	78.45	1.40	29.75	20.97	-95.37	5.14
4400.000	82.07	1.40	15.51	20.51	-4.47	5.21
4450.000	66.62	1.52	13.75	20.56	-88.15	5.16
4500.000	66.25	1.24	19.25	19.77	-178.71	5.26
4550.000	68.85	1.21	20.27	20.33	-62.59	5.15
4600.000	69.56	1.50	13.56	20.55	-6.83	5.18
4650.000	75.42	1.42	15.20	20.83	-101.81	5.32
4700.000	66.49	1.40	15.55	19.44	-167.43	5.37
4750.000	73.31	1.27	16.48	19.57	-67.55	5.37
4800.000	76.34	1.25	19.05	19.63	-25.93	5.15
4850.000	68.39	1.13	24.30	20.37	-117.55	5.15
4900.000	64.81	1.27	13.18	20.60	-148.77	4.96
4950.000	67.29	1.74	11.35	19.65	-63.59	5.19
5000.000	72.08	1.40	15.65	16.86	-37.91	5.50
5050.000	69.15	1.53	13.63	15.89	-134.40	5.27
5100.000	68.65	1.47	14.47	19.95	-132.32	5.18
5150.000	65.86	1.59	12.64	20.40	-39.05	5.13
5200.000	70.45	1.46	14.31	20.59	-52.47	5.01
5250.000	67.84	1.57	13.46	20.77	-142.07	5.01
5300.000	62.71	1.42	13.20	19.37	-127.86	5.18
5350.000	82.26	1.53	13.20	20.42	-21.34	5.32
5400.000	75.51	1.50	13.27	19.72	-66.53	5.38
5450.000	72.42	1.55	13.27	19.40	-134.53	5.34
5500.000	81.49	1.31	17.40	19.76	-160.31	5.34
5550.000	81.50	1.41	15.42	20.33	-99.79	5.09
5600.000	72.73	1.24	13.47	20.33	-30.33	5.14
5650.000	65.03	1.53	17.00	20.34	-177.34	5.27
5700.000	76.65	1.53	13.31	19.33	-37.09	5.17
5750.000	65.60	1.54	13.31	19.32	-3.62	5.33
5800.000	73.40	1.82	10.74	19.33	-104.77	5.33
5850.000	70.24	2.17	8.67	20.81	-152.33	5.17
5900.000	72.63	1.95	9.30	20.41	-69.03	4.92
5950.000	81.47	2.15	8.77	20.41	-10.42	5.19
6000.000	70.60	1.93	10.64	19.11	-117.34	2.44
6250.000	71.04	1.51	13.03	19.15	-79.34	2.44
6500.000	90.07	2.12	3.93	19.50	-22.75	1.41
6750.000	80.63	1.15	21.05	19.73	-174.63	1.25
7000.000	69.67	1.41	15.66	19.94	-99.80	1.02
7250.000	76.92	1.92	10.72	19.72	-6.45	1.13
7500.000	77.45	1.53	13.62	19.72	-104.25	1.13

REF FLARE EXT(EN) : INPUT = .00 TRM=

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#45 IN-11 OUT-13




ORIGINAL PAGE IS  
OF POOR QUALITY

NASA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#47 IN-17 OUT-13

FREQ-MHZ	ISOL-DB	VSUR	FTN LOSS	LOSS-DB	EQISE	GP DELAY
2500.000	80.94	1.20	20.68	51.10	46.67	2.64
2750.000	90.93	1.17	22.32	42.31	51.45	.64
3000.000	84.23	1.34	16.76	33.29	40.31	.28
3250.000	65.29	1.13	24.52	23.43	1.77	.59
3500.000	80.82	1.25	17.33	18.95	-66.28	1.41
3750.000	77.02	1.21	20.27	17.75	-150.11	4.61
4000.000	75.85	1.50	12.95	10.20	127.63	4.46
4250.000	99.38	1.63	10.67	18.30	49.23	4.36
4500.000	74.61	1.26	18.84	17.51	-25.01	4.62
4750.000	76.23	1.36	16.41	16.76	-116.94	4.73
5000.000	75.94	1.06	27.56	17.29	160.78	4.62
5250.000	74.56	1.41	15.32	10.26	76.77	4.36
5500.000	75.87	1.19	16.16	19.12	-3.75	4.44
5750.000	74.60	1.42	21.04	16.55	-73.94	4.36
6000.000	72.57	1.53	15.28	10.66	-156.01	4.36
6250.000	77.71	1.38	15.54	16.94	125.24	4.16
6500.000	65.04	1.64	12.33	15.40	54.25	4.35
6750.000	102.47	1.22	12.53	15.41	-27.32	4.25
7000.000	82.29	1.37	16.04	15.41	-100.31	4.26
7250.000	70.37	1.25	19.20	19.52	175.41	4.31
7500.000	73.29	1.10	21.55	19.08	104.40	4.16
7750.000	55.03	1.20	20.06	19.87	20.99	4.17
8000.000	70.16	1.42	15.24	16.97	-45.60	4.19
8250.000	67.60	1.77	11.15	15.14	-121.92	4.34
8500.000	70.13	1.61	12.61	19.21	158.13	4.37
8750.000	60.60	1.32	17.06	20.16	76.97	4.37
9000.000	60.11	1.12	24.86	20.39	-70.90	4.11
9250.000	72.45	1.22	15.57	19.08	-146.27	4.00
9500.000	67.33	1.20	20.03	15.08	135.27	4.23
9750.000	85.60	1.77	14.43	20.26	61.20	4.01
10000.000	56.69	1.46	14.20	19.97	-6.90	4.19
10250.000	60.48	1.13	24.34	16.00	-69.16	4.47
10500.000	63.82	1.52	13.76	15.46	-199.95	4.27
10750.000	61.82	1.71	11.60	15.00	117.27	4.16
11000.000	63.36	1.37	16.07	18.77	39.75	4.29
11250.000	63.72	1.45	14.66	10.34	-37.09	4.42
11500.000	66.82	1.25	19.19	10.46	-19.45	4.30
11750.000	62.04	1.45	14.70	10.60	167.57	4.22
12000.000	81.62	1.30	16.72	10.14	82.81	4.35
12250.000	72.12	1.34	17.67	16.07	12.46	4.46
12500.000	71.47	1.11	26.04	17.44	-67.74	4.50
12750.000	73.86	1.25	15.03	17.54	-145.47	4.46
13000.000	68.60	1.35	13.27	17.55	131.60	4.47
13250.000	72.26	1.00	10.85	10.21	49.70	4.40
13500.000	75.69	1.60	9.56	10.51	-26.25	4.20
13750.000	71.55	1.57	13.10	10.99	-100.31	4.25
14000.000	69.51	1.09	23.19	10.20	103.57	4.23
14250.000	71.80	1.12	24.56	13.22	103.57	4.23
14500.000	70.59	1.64	12.52	13.93	-125.22	4.39
14750.000	75.15	2.47	7.43	12.41	-124.39	4.13
15000.000	68.73	2.47	8.02	12.92	-124.39	4.05
15250.000	77.80	2.25	9.02	12.92	-124.39	4.37
15500.000	61.56	2.25	11.71	17.76	-155.00	4.03
15750.000	55.51	1.71	10.45	16.00	-155.00	4.03
16000.000	60.17	1.06	10.45	17.06	-155.00	4.03
16250.000	63.00	1.06	10.45	16.00	-155.00	4.03
16500.000	59.29	1.23	15.07	19.45	-155.00	4.03
16750.000	70.24	1.23	12.35	22.23	-155.00	4.03
17000.000	71.91	3.26	15.07	37.06	-155.00	4.03
17250.000	71.00	1.24	15.07	41.07	-155.00	4.03
17500.000	71.00	1.24	15.07	41.07	-155.00	4.03

REF FLANE ERTION: INPUT=

NASA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#47 IN-17 OUT-13





10-29-82


NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT. #45 IN-21 CUT-13

FREQ-MHz	ISOL-IE MEAS 1	VSWR MEAS 2	RTH LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	5.03	1.27	16.56	49.14	-55.46	1.44
2750.000	77.03	1.13	24.27	38.51	5.75	3.44
3000.000	79.42	1.21	20.63	29.73	44.64	3.73
3250.000	82.48	1.07	29.81	22.41	57.60	1.93
3500.000	79.24	1.24	19.32	19.88	37.59	3.65
3750.000	75.28	1.17	22.29	19.88	-12.55	3.88
4000.000	72.99	1.38	15.55	28.57	-81.23	3.62
4250.000	71.61	1.93	16.00	23.87	-142.79	3.52
4500.000	70.42	1.42	15.14	20.86	151.93	3.92
4750.000	75.51	1.33	16.97	19.72	76.08	3.86
5000.000	77.56	1.22	20.16	21.63	12.89	3.36
5250.000	69.36	1.40	15.55	21.50	-42.60	3.34
5500.000	72.70	1.56	13.23	20.51	-107.23	3.68
5750.000	70.61	1.45	14.77	20.40	-175.21	3.64
6000.000	71.11	1.47	14.43	15.96	121.72	3.57
6250.000	70.57	1.63	12.37	19.66	56.43	3.73
6500.000	75.37	1.31	17.38	18.65	-12.55	3.91
6750.000	71.07	1.76	11.17	19.79	-64.27	3.53
7000.000	70.43	1.69	11.80	20.18	-139.64	3.41
7250.000	67.41	1.27	18.45	18.95	152.84	3.77
7500.000	64.49	1.08	28.65	19.26	84.52	3.73
7750.000	70.93	1.21	20.50	19.14	16.44	3.60
8000.000	68.63	1.50	13.94	18.75	-45.08	3.55
8250.000	65.50	1.25	19.23	18.02	-105.26	3.73
8500.000	69.57	1.02	39.22	18.86	179.23	3.98
8750.000	68.29	1.24	15.36	20.75	-68.82	3.36
9000.000	65.96	1.17	21.93	20.68	46.82	3.54
9250.000	64.09	1.30	17.79	20.71	-11.53	3.55
9500.000	62.35	1.15	23.31	21.86	-69.56	3.25
9750.000	66.55	1.26	18.66	21.41	-139.45	3.34
10000.000	62.74	1.27	16.51	21.48	162.55	3.45
10250.000	58.56	1.09	27.39	20.82	-36.78	3.53
10500.000	74.50	1.35	16.48	20.53	-27.42	3.43
10750.000	59.66	1.81	16.80	20.29	-90.42	3.73
11000.000	65.05	1.61	12.64	19.81	-150.66	3.98
11250.000	73.65	1.34	11.57	19.26	141.09	3.78
11500.000	63.64	1.67	12.82	19.07	60.60	3.52
11750.000	68.51	1.57	12.05	19.52	-61.25	3.56
12000.000	63.77	1.24	13.11	20.21	-122.88	3.47
12250.000	74.06	1.18	19.47	19.55	175.14	3.25
12500.000	69.63	1.10	26.41	20.01	-194.23	3.50
12750.000	67.08	1.36	16.36	19.56	45.11	3.58
13000.000	68.72	1.67	13.02	19.33	-21.94	3.58
13250.000	67.12	2.07	5.13	15.33	-93.59	3.53
13500.000	64.84	1.69	17.73	13.16	-149.12	3.67
13750.000	66.65	1.40	13.53	19.76	137.73	3.82
14000.000	65.85	1.10	17.73	19.76	-5.88	3.82
14250.000	63.07	1.50	13.53	18.92	3.88	3.79
14500.000	65.11	1.95	12.32	19.59	-33.29	3.79
14750.000	66.11	1.73	9.02	20.05	-133.55	3.53
15000.000	70.52	1.73	11.05	20.37	137.73	3.49
15250.000	71.02	1.73	11.42	20.62	101.46	3.49
15500.000	68.38	1.63	12.45	19.36	42.04	3.88
15750.000	75.43	1.74	11.38	19.23	-27.06	1.94
16000.000	76.11	2.15	8.77	27.49	52.40	3.52
16250.000	67.16	1.54	13.40	33.05	-9.85	3.56
16500.000	72.32	1.35	16.26	40.33	110.83	3.94
16750.000	64.70	2.03	5.12	47.34	-14.02	3.13
17000.000	64.76	1.15	23.24	45.97	-35.86	1.13

REF PLANE EXT(CN) : INPUT = .00 TRAN = .00

NASA 20X20 MICROWAVE SWITCH MATRIX

SYSTEM FINAL TEST  
XPT. #45 IN-21 CUT-13






11-3-62

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#51 IN-7 OUT-17

FREQ-MHZ	ISOL-DB MEAS 1	VSUR MEAS 2	FTN LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	77.17	1.12	24.74	45.22	-123.52	1.70
2750.000	87.65	1.53	13.58	40.76	-169.88	.70
3000.000	84.86	1.11	25.43	31.58	110.01	.65
3250.000	82.19	1.12	24.89	23.32	16.76	1.25
3500.000	74.69	1.23	19.77	16.48	-115.85	2.13
3550.000	78.54	1.12	24.96	17.20	-147.01	5.39
3600.000	82.38	1.30	17.77	18.21	50.64	5.29
3650.000	73.81	1.41	15.37	19.03	-36.42	4.78
3700.000	64.55	1.43	15.83	18.95	-121.37	4.81
3750.000	76.67	1.11	25.92	18.12	150.37	5.02
3800.000	71.76	1.30	17.61	17.46	52.09	5.53
3850.000	66.65	1.45	14.32	16.78	-41.51	5.46
3900.000	74.83	1.35	16.47	17.05	-135.06	5.23
3950.000	71.12	1.29	17.97	18.24	130.07	4.96
4000.000	65.62	1.28	16.16	20.08	42.20	4.83
4050.000	62.56	1.13	24.22	20.44	-43.73	4.78
4100.000	66.56	1.22	20.22	21.05	-129.75	4.77
4150.000	74.61	1.11	25.47	21.06	144.62	4.76
4200.000	65.25	1.29	18.07	21.92	56.76	4.62
4250.000	59.61	1.29	17.93	21.37	-21.84	4.84
4300.000	59.27	1.12	24.67	20.66	-106.45	4.86
4350.000	69.80	1.12	25.24	20.36	162.33	4.94
4400.000	62.20	1.15	22.67	20.04	73.57	4.98
4450.000	70.31	1.23	19.66	19.66	-17.11	5.08
4500.000	65.74	1.27	18.44	20.03	-106.36	4.93
4550.000	74.90	1.14	23.48	20.03	165.52	4.93
4600.000	63.24	1.12	25.16	20.32	76.06	4.89
4650.000	74.57	1.23	15.88	20.44	-18.66	4.64
4700.000	65.52	1.10	26.79	20.66	-98.05	4.77
4750.000	69.74	1.33	16.96	20.14	177.57	4.68
4800.000	73.07	1.14	23.56	19.53	86.29	4.89
4850.000	73.92	1.06	20.18	20.01	-77	4.89
4900.000	74.94	1.10	26.41	15.73	-89.64	5.00
4950.000	66.20	1.31	17.35	19.79	179.08	5.00
5000.000	74.77	1.15	23.28	20.34	99.35	4.89
5050.000	63.67	1.22	19.99	20.51	3.08	4.76
5100.000	72.43	1.14	23.43	20.90	-80.95	4.79
5150.000	77.52	1.16	22.41	20.35	169.25	4.88
5200.000	84.35	1.28	18.11	20.25	-86.28	4.86
5250.000	82.62	1.15	23.01	20.17	15.00	5.08
5300.000	73.47	1.17	22.32	19.55	-59.71	4.87
5350.000	75.50	1.36	16.23	19.34	167.98	5.09
5400.000	79.01	1.26	16.23	15.95	107.63	4.84
5450.000	75.16	1.44	14.60	20.83	17.87	4.87
5500.000	69.85	1.36	16.40	19.95	-67.64	4.80
5550.000	105.09	1.32	12.11	19.90	-157.79	4.95
5600.000	74.70	1.10	26.07	19.98	112.66	4.72
5650.000	71.00	1.32	17.11	19.93	32.08	4.82
5700.000	70.26	1.11	25.56	19.61	-59.99	5.06
5750.000	73.70	1.13	24.31	18.20	-139.17	5.12
5800.000	85.66	1.31	17.43	17.61	112.66	5.51
5850.000	70.10	1.70	11.69	19.02	12.94	5.35
5900.000	75.36	1.72	11.37	19.37	-69.10	5.05
5950.000	78.43	1.92	10.06	17.32	-162.00	5.20
6000.000	74.55	1.63	12.45	17.73	57.34	1.72
6250.000	77.86	1.04	34.33	17.12	11.20	1.13
6500.000	65.63	1.21	23.52	22.49	-105.62	1.13
6750.000	65.15	1.24	19.34	37.97	117.21	1.61
7000.000	73.05	1.55	12.98	37.96	36.62	1.30
7250.000	68.11	1.14	23.41	46.67	-112.30	.33
7500.000	77.66	1.30	17.66	.00		

REF PLANE EXT(CK): INPUT=

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#51 IN-7 OUT-17




11-3-82

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#53 IN-11 OUT-17

FREQ-MHZ	ISOL-DB MEAS 1	VSUR MEAS 2	RTN LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	89.20	1.13	24.46	50.37	110.20	-01
2750.000	91.79	1.02	40.36	41.03	117.43	-01
3000.000	84.51	1.35	16.55	31.37	111.75	.29
3250.000	86.79	1.16	22.51	23.10	65.35	.53
3500.000	84.25	1.27	18.41	19.01	16.15	1.22
3750.000	74.31	1.29	18.00	15.15	-66.87	4.51
4000.000	74.49	1.14	23.55	16.73	-146.21	4.44
4250.000	84.10	1.57	13.05	18.69	133.37	4.44
4500.000	74.19	1.60	12.69	18.37	53.50	4.46
4750.000	97.82	1.22	20.05	17.63	-27.36	4.68
5000.000	81.37	1.14	23.52	17.96	-111.56	4.67
5250.000	74.10	1.21	20.33	18.46	164.59	4.77
5500.000	72.66	1.26	18.72	19.95	87.67	4.10
5750.000	69.67	1.09	27.46	20.21	16.84	4.03
6000.000	65.47	1.11	25.70	19.96	-57.56	4.19
6250.000	71.04	1.09	27.00	19.76	-133.86	4.23
6500.000	72.12	1.24	19.52	19.56	149.74	4.34
6750.000	77.47	1.07	29.79	19.55	69.74	4.24
7000.000	75.37	1.37	16.05	20.45	-3.02	4.05
7250.000	80.74	1.27	16.45	19.62	-77.53	4.17
7500.000	75.95	1.16	22.49	19.24	153.14	4.31
7750.000	77.15	1.07	29.81	16.90	127.13	4.45
8000.000	68.93	1.40	15.54	18.92	46.75	4.40
8250.000	75.62	1.52	13.76	19.49	-31.24	4.28
8500.000	70.42	1.24	19.25	15.53	174.21	4.29
8750.000	70.47	1.21	20.38	19.27	174.36	4.30
9000.000	63.43	1.49	14.05	20.86	98.04	4.05
9250.000	62.44	1.12	15.26	21.56	29.41	3.85
9500.000	63.89	1.41	15.46	20.68	-40.69	4.11
9750.000	64.19	1.25	10.50	20.46	118.41	4.22
10000.000	69.53	1.33	19.92	19.92	167.53	4.21
10250.000	73.81	1.13	24.52	19.82	89.93	4.28
10500.000	72.61	1.56	13.21	19.69	13.39	4.28
10750.000	65.82	1.74	11.10	19.18	-64.09	4.42
11000.000	68.84	1.40	15.64	19.34	145.61	4.40
11250.000	80.05	1.53	13.54	20.62	137.43	4.26
11500.000	78.77	1.47	14.45	20.20	60.19	4.15
11750.000	77.10	1.58	12.91	20.20	-11.96	4.07
12000.000	86.01	1.47	14.36	20.44	-86.26	4.16
12250.000	84.74	1.46	14.54	20.56	-161.64	4.02
12500.000	73.33	1.54	13.43	20.39	129.99	4.07
12750.000	71.77	1.42	15.23	18.83	51.60	4.35
13000.000	78.63	1.50	13.98	18.52	-29.15	4.57
13250.000	73.35	1.56	13.12	16.20	112.85	4.50
13500.000	76.53	1.51	17.16	19.12	166.92	4.26
13750.000	78.51	1.41	13.42	16.80	92.77	4.34
14000.000	72.52	1.05	32.51	18.00	12.22	4.35
14250.000	70.10	1.34	15.31	18.22	-59.46	4.42
14500.000	74.42	1.33	16.34	18.50	146.35	4.56
14750.000	75.08	1.34	13.19	18.53	133.50	4.51
15000.000	79.85	1.31	10.77	18.78	50.50	4.51
15250.000	75.41	2.17	8.67	23.29	-50.42	4.25
15500.000	70.50	1.55	9.32	20.62	-122.34	4.13
15750.000	70.28	2.14	6.78	20.57	-125.85	4.34
16000.000	72.88	1.33	19.55	20.77	101.36	1.14
16250.000	67.74	1.51	13.35	24.13	52.50	.36
16500.000	73.17	2.12	6.50	27.13	36.07	.33
16750.000	68.12	1.14	23.90	30.45	-2.50	.33
17000.000	72.20	1.41	15.40	39.43	-25.93	.13
17250.000	67.03	1.32	10.75	42.48	-26.01	.22
17500.000	64.93	1.53	13.54	42.80	-22.73	.22

REF PLANE EXT(EN): INPUT = .00 TRAN = .00

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#53 IN-11 OUT-17




10-29-82

NPSA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#55 IN-17 OUT-17

FREQ-MHZ	ISOL-DB	VSWR	RTH LOSS	LOSS-DB	PHASE	GP DELAY
2500.000	83.26	1.20	20.69	53.92	MEAS 2	MEAS 2
2750.000	82.72	1.17	22.50	45.04	-12.68	2.89
3000.000	82.01	1.14	16.72	33.65	-96.14	3.15
3250.000	83.09	1.12	24.66	24.80	-172.43	3.37
3500.000	80.55	1.29	17.96	21.36	-56.41	3.26
3750.000	79.13	1.21	20.26	18.08	-185.43	3.57
4000.000	89.04	1.58	13.00	15.32	-173.07	4.26
4250.000	76.03	1.62	16.72	15.90	101.06	3.86
4500.000	74.61	1.27	16.61	15.86	34.10	3.73
4750.000	76.19	1.34	16.65	16.49	-33.27	3.65
5000.000	89.50	1.09	27.62	17.09	-57.43	3.51
5250.000	80.67	1.42	15.16	19.59	-159.66	3.20
5500.000	77.63	1.29	16.01	20.18	154.47	2.67
5750.000	84.07	1.20	20.72	19.94	97.02	3.02
6000.000	87.46	1.42	15.15	20.20	45.40	2.98
6250.000	82.83	1.53	13.51	19.60	-10.34	3.26
6500.000	77.51	1.36	16.02	19.03	-66.85	3.12
6750.000	75.64	1.64	12.33	19.52	-127.55	3.13
7000.000	80.09	1.62	12.22	19.42	178.95	3.27
7250.000	74.61	1.35	15.89	19.13	119.81	3.67
7500.000	66.76	1.25	19.11	16.54	61.24	2.80
7750.000	78.33	1.18	21.65	19.22	1.57	3.26
8000.000	66.69	1.20	20.57	19.56	-49.32	3.10
8250.000	74.56	1.42	15.28	18.73	-58.90	3.53
8500.000	70.09	1.77	11.12	17.47	-160.95	3.53
8750.000	74.64	1.62	12.50	17.43	134.02	3.22
9000.000	65.93	1.52	17.15	18.09	171.88	3.12
9250.000	63.39	1.11	25.58	19.15	14.48	2.98
9500.000	80.69	1.24	15.95	19.88	-40.28	2.99
9750.000	50.96	1.21	20.53	19.94	-92.88	2.74
10000.000	74.03	1.46	14.44	21.17	-147.56	2.76
10250.000	70.12	1.14	15.22	20.66	168.60	2.22
10500.000	64.06	1.53	23.66	19.12	112.77	2.22
10750.000	67.14	1.72	11.82	18.66	52.72	3.21
11000.000	72.68	1.38	15.88	16.64	-2.96	3.23
11250.000	67.93	1.32	15.82	18.33	-3.41	3.33
11500.000	67.56	1.46	14.60	18.09	-122.94	3.26
11750.000	66.52	1.24	15.31	19.22	179.39	3.11
12000.000	75.98	1.45	14.65	19.44	125.24	2.92
12250.000	67.44	1.34	16.62	18.44	73.79	3.11
12500.000	71.22	1.30	15.59	18.13	13.14	2.32
12750.000	68.61	1.11	25.44	18.55	-45.45	3.24
13000.000	73.59	1.26	16.52	18.05	103.48	3.16
13250.000	61.70	1.55	19.37	18.55	-195.24	3.17
13500.000	65.13	1.80	18.86	18.05	142.65	3.23
13750.000	68.41	1.94	19.51	18.12	82.99	3.13
14000.000	65.09	1.56	13.00	18.23	25.36	3.23
14250.000	66.47	1.09	23.32	19.13	-29.31	3.23
14500.000	66.75	1.11	25.04	18.97	-31.33	3.23
14750.000	73.55	1.63	12.44	17.74	-135.58	3.39
15000.000	67.65	2.45	7.49	17.00	135.73	3.25
15250.000	67.14	2.49	7.12	17.75	98.54	3.25
15500.000	65.03	2.27	8.21	17.51	39.51	3.25
15750.000	67.81	2.32	8.40	17.24	-25.21	3.23
16000.000	66.51	1.72	11.54	18.04	-32.00	3.23
16250.000	67.75	1.92	13.73	20.29	-19.90	3.18
16500.000	73.90	1.86	10.42	23.92	51.41	3.13
16750.000	66.73	1.29	15.82	23.12	127.29	3.13
17000.000	68.77	1.63	12.33	27.56	-131.74	3.12
17250.000	71.21	3.27	15.49	39.70	-115.75	1.12
17500.000	64.61	1.24	19.01	39.70	-115.75	1.12

REF PLANE ENT(CN) : INPUT = .06 TRAN = .00



ORIGINAL PAGE IS  
OF POOR QUALITY




NASA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#57 IN-21 OUT-17

FREQ-MHZ	ISOL-DB MEAS 1	VSUP MEAS 2	RTH LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	87.71	1.27	16.59	54.78	-129.01	.12
2750.000	84.95	1.13	24.37	56.25	-42.13	2.12
3000.000	79.68	1.21	20.51	45.59	-151.16	2.35
3250.000	87.22	1.67	30.01	35.79	-10.01	2.66
3500.000	80.66	1.24	19.39	27.66	85.62	2.74
3750.000	91.35	1.17	22.26	26.48	44.32	2.92
4000.000	81.57	1.38	15.86	25.45	-15.52	2.95
4250.000	78.05	1.53	9.97	25.02	-62.00	2.90
4500.000	70.27	1.43	15.06	23.35	-120.00	3.41
4750.000	87.46	1.33	17.04	24.12	175.37	3.00
5000.000	80.75	1.21	20.29	26.07	132.09	2.53
5250.000	77.17	1.41	15.44	26.37	84.13	2.58
5500.000	74.41	1.57	13.11	27.22	42.19	2.52
5750.000	80.16	1.46	14.60	26.81	-2.85	2.52
6000.000	79.49	1.47	14.35	26.97	-48.41	2.46
6250.000	77.22	1.63	12.42	27.31	-91.52	2.45
6500.000	78.35	1.31	17.41	26.77	-136.60	2.53
6750.000	81.50	1.77	11.15	27.63	177.24	2.30
7000.000	71.57	1.69	11.81	26.55	140.45	2.71
7250.000	67.51	1.27	16.46	26.61	87.32	2.56
7500.000	67.47	1.08	20.29	26.19	42.93	2.56
7750.000	70.79	1.20	20.67	26.56	-4.67	2.65
8000.000	72.44	1.50	13.90	27.52	-52.63	2.34
8250.000	83.63	1.34	15.33	27.57	-86.87	2.32
8500.000	65.17	1.02	26.30	27.39	126.32	2.64
8750.000	65.13	1.24	15.37	27.95	175.94	2.41
9000.000	62.56	1.17	21.90	28.67	136.79	2.13
9250.000	55.16	1.30	17.76	26.88	99.35	2.32
9500.000	65.19	1.15	23.26	28.63	53.19	2.23
9750.000	61.17	1.20	20.83	27.78	-34.47	2.44
10000.000	67.02	1.26	18.64	27.56	18.47	2.61
10250.000	70.03	1.27	18.50	28.24	-75.67	2.25
10500.000	65.35	1.09	27.34	26.83	-115.53	2.37
10750.000	71.50	1.35	16.55	27.96	-158.92	2.50
11000.000	64.34	1.60	10.87	27.63	159.84	2.50
11250.000	68.56	1.61	12.61	26.95	111.84	2.61
11500.000	67.16	1.72	11.50	26.95	65.15	2.62
11750.000	68.61	1.33	16.87	27.54	-16.64	2.35
12000.000	77.14	1.66	12.11	28.65	-19.36	2.11
12250.000	82.91	1.56	13.19	27.61	-59.36	2.42
12500.000	65.55	1.24	15.30	26.13	-106.36	2.36
12750.000	68.37	1.11	25.92	27.65	-14.18	2.38
13000.000	75.40	1.09	27.10	27.57	167.85	2.41
13250.000	63.72	1.67	16.10	27.02	129.09	2.25
13500.000	67.40	1.67	13.06	27.62	65.56	2.46
13750.000	66.60	2.06	5.19	26.16	39.79	2.76
14000.000	65.53	1.63	11.35	25.73	-13.70	2.33
14250.000	67.75	1.30	17.51	27.81	-32.53	2.33
14500.000	74.62	1.40	13.51	28.24	-105.84	1.95
14750.000	65.84	1.50	17.05	27.56	135.19	2.10
15000.000	68.14	1.58	12.56	27.55	177.49	2.58
15250.000	72.06	1.95	9.82	28.21	131.74	2.09
15500.000	69.75	1.78	11.07	29.02	91.32	2.10
15750.000	74.11	1.73	11.47	26.62	55.97	2.18
16000.000	70.55	1.62	12.51	25.92	13.06	2.36
16250.000	71.56	1.74	11.33	25.15	109.11	2.36
16500.000	69.18	2.14	9.78	25.93	-52.39	2.36
16750.000	60.20	1.94	13.40	24.91	30.18	2.36
17000.000	65.18	1.35	16.25	25.60	105.26	2.36
17250.000	69.23	2.07	5.14	42.00	-75.14	2.36
17500.000	67.51	2.07	1.15	43.00	96.73	2.36

REF PLANE EXTEND: INPUT= .00 TRAN= .00

NASA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#57 IN-21 OUT-17




11-3-82

ORIGINAL PAGE IS  
OF POOR QUALITY

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#59 IN-7 OUT-22

FREQ-MHZ	ISOL-DB	VSUR	RTH LOSS	LOSS-DB	PHASE	GP DELAY
500.000	81.72	1.12	24.92	48.55	118.51	1.61
2750.000	84.90	1.53	13.54	41.17	158.18	3.61
3000.000	77.55	1.12	25.17	31.94	171.25	1.70
3250.000	60.51	1.12	25.62	25.40	162.45	.01
3500.000	67.35	1.23	15.85	19.88	173.69	.78
3550.000	66.44	1.12	24.81	15.40	112.79	4.03
3600.000	69.91	1.30	17.62	18.51	41.31	4.12
3650.000	70.40	1.41	15.38	17.68	35.45	4.29
3700.000	66.79	1.43	15.08	17.35	112.28	4.26
3750.000	72.45	1.10	26.28	17.65	171.23	4.13
3800.000	68.99	1.30	17.67	17.43	97.99	4.23
3850.000	66.86	1.40	14.22	16.66	18.66	4.03
3900.000	74.63	1.36	16.36	15.31	46.59	3.75
3950.000	73.78	1.29	17.90	19.47	116.12	3.88
4000.000	79.71	1.29	16.10	19.73	173.66	3.85
4050.000	76.03	1.13	24.13	20.49	105.35	3.74
4100.000	86.73	1.22	20.16	20.94	38.82	3.65
4150.000	76.64	1.12	24.03	21.00	26.86	3.62
4200.000	73.43	1.26	16.27	21.45	91.56	3.61
4250.000	70.85	1.28	18.19	20.59	155.88	3.66
4300.000	60.26	1.12	25.07	20.72	135.85	3.79
4350.000	65.08	1.11	25.50	20.47	67.82	3.70
4400.000	76.27	1.15	22.92	20.83	.86	3.97
4450.000	67.86	1.23	15.66	19.16	65.51	3.80
4500.000	76.43	1.20	18.35	19.27	136.07	3.94
4550.000	67.92	1.14	23.49	19.27	151.54	3.79
4600.000	65.46	1.12	25.27	19.62	82.64	3.75
4650.000	76.23	1.22	19.92	15.50	15.25	3.65
4700.000	70.30	1.10	26.65	15.00	53.45	3.62
4750.000	67.53	1.34	16.63	19.31	123.16	3.66
4800.000	66.05	1.15	23.11	19.92	175.21	3.99
4850.000	64.77	1.07	29.09	18.77	105.89	3.99
4900.000	66.54	1.11	25.75	18.77	31.55	4.06
4950.000	69.98	1.33	17.07	18.62	41.87	3.95
5000.000	66.94	1.15	22.90	19.66	112.24	3.69
5050.000	67.77	1.23	15.79	20.00	176.12	3.65
5100.000	69.08	1.14	23.60	20.54	117.05	3.65
5150.000	70.73	1.16	22.44	20.19	48.78	3.80
5200.000	76.16	1.29	18.07	20.43	19.75	3.77
5250.000	71.37	1.16	22.46	20.43	67.05	3.79
5300.000	78.96	1.17	21.53	21.03	156.05	3.57
5350.000	73.23	1.35	16.55	20.02	144.41	3.59
5400.000	68.31	1.27	18.50	19.85	74.72	3.87
5450.000	73.57	1.45	15.50	18.87	5.13	3.51
5500.000	27.33	1.34	16.05	18.38	15.94	4.07
5550.000	70.85	1.22	17.26	18.55	11.41	3.93
5600.000	67.05	1.10	25.25	19.13	152.47	3.73
5650.000	62.69	1.22	26.06	18.11	32.59	3.63
5700.000	60.47	1.10	26.06	18.69	14.70	3.63
5750.000	67.04	1.13	27.59	17.11	51.94	3.90
5800.000	75.05	1.31	17.49	15.23	125.51	4.50
5850.000	79.75	1.75	11.30	15.33	72.07	4.59
5900.000	68.70	1.93	19.66	15.75	151.80	4.50
6000.000	91.56	1.64	12.33	15.75	6.52	4.54
6250.000	70.25	1.04	25.03	17.48	91.05	3.96
6500.000	64.27	1.21	20.60	22.44	71.55	1.94
6750.000	60.16	1.24	15.42	22.19	88.92	1.97
7000.000	62.23	1.59	12.97	20.34	92.21	3.71
7250.000	65.49	1.14	23.49	42.03	20.46	1.84
7500.000	66.19	1.00	17.70	42.03	24.18	1.72
REF PLANE	ENTCH	INPUT	.00 TRM	.9	20.16	1.72

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#59 IN-7 OUT-22





10-29-82

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XFT #61 IN-11 OUT-22


FREQ-MHZ	ISOL-DB MEAS 1	VSUP MEAS 2	RTN LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	84.67	1.12	24.77	53.50	-4.11	.84
2750.000	86.30	1.02	41.41	44.55	103.10	3.04
3000.000	78.74	1.35	16.47	36.47	-155.40	5.07
3250.000	76.26	1.15	22.72	27.65	-89.62	3.29
3500.000	75.00	1.27	18.50	21.82	-27.30	3.38
3550.000	69.56	1.27	18.45	21.32	-94.46	3.53
3600.000	71.01	1.13	23.55	20.54	-154.40	3.07
3650.000	71.46	1.55	12.84	20.93	153.16	3.09
3700.000	71.78	1.63	12.37	17.35	94.43	3.76
3750.000	72.65	1.23	19.79	16.69	16.93	4.07
3800.000	72.00	1.13	24.60	16.68	-51.54	3.80
3850.000	70.59	1.21	20.46	19.10	-17.92	3.38
3900.000	61.18	1.26	18.64	19.75	-173.75	3.13
3950.000	74.72	1.09	27.44	20.51	125.42	3.04
4000.000	77.61	1.11	25.33	20.86	76.77	3.01
4050.000	76.05	1.10	26.78	20.58	21.22	3.11
4100.000	72.89	1.23	15.07	20.40	-55.33	3.24
4150.000	72.11	1.06	30.56	20.56	-53.57	3.05
4200.000	72.69	1.37	16.07	20.52	-146.65	3.06
4250.000	76.01	1.28	18.24	20.46	154.20	3.25
4300.000	65.22	1.16	22.60	20.61	96.24	3.17
4350.000	67.73	1.07	29.94	21.28	48.27	2.93
4400.000	75.33	1.46	15.50	20.99	-9.09	3.05
4450.000	73.62	1.52	13.70	20.07	-69.66	3.11
4500.000	77.30	1.25	19.08	20.80	-131.53	3.22
4550.000	88.68	1.21	20.57	21.74	174.57	2.69
4600.000	66.41	1.50	14.02	21.94	123.93	2.88
4650.000	62.37	1.43	15.03	22.03	73.63	2.53
4700.000	65.40	1.43	15.06	21.13	18.45	3.07
4750.000	74.42	1.26	18.75	21.07	-36.51	3.07
4800.000	74.66	1.24	19.48	21.15	-92.23	2.85
4850.000	82.49	1.13	24.16	20.64	-41.04	2.85
4900.000	80.31	1.56	13.26	18.64	159.20	3.49
4950.000	81.51	1.72	11.57	18.74	93.36	3.51
5000.000	72.61	1.41	15.43	19.49	32.65	3.20
5050.000	73.64	1.55	13.34	19.90	-21.91	3.06
5100.000	80.39	1.47	14.49	20.24	-77.32	3.03
5150.000	81.33	1.58	12.94	20.21	-150.90	3.05
5200.000	82.24	1.45	14.12	20.26	172.66	3.95
5250.000	62.83	1.46	14.26	20.34	120.55	3.95
5300.000	78.67	1.54	13.44	19.59	66.82	3.03
5350.000	77.74	1.41	13.55	18.91	11.96	3.53
5400.000	75.45	1.51	13.86	18.07	-58.68	3.53
5450.000	89.17	1.58	13.01	17.93	-115.09	3.36
5500.000	82.07	1.28	18.13	15.19	-171.71	3.14
5550.000	73.56	1.40	15.63	19.02	131.94	3.13
5600.000	72.29	1.05	15.43	15.43	75.50	3.03
5650.000	75.06	1.23	19.35	19.01	20.44	3.05
5700.000	75.75	1.33	16.54	15.13	-94.34	3.13
5750.000	72.73	1.54	13.42	13.42	-31.43	3.21
5800.000	74.74	1.82	10.59	17.79	-130.13	3.45
5850.000	73.50	2.16	9.61	17.01	14.25	3.53
5900.000	71.20	1.94	9.51	18.01	20.13	3.43
5950.000	75.05	2.14	8.79	18.10	21.76	3.33
6000.000	73.70	1.85	10.53	18.53	-59.54	3.00
6050.000	69.55	1.51	13.58	18.53	95.37	3.40
6100.000	68.17	2.12	6.59	21.21	35.31	3.50
6150.000	66.00	1.15	23.95	23.23	150.45	3.13
6200.000	76.00	1.41	15.55	34.27	-32.55	3.04
6250.000	71.64	1.26	10.85	40.85	-45.79	3.04
6300.000	65.84	1.26	13.21	40.85	79.11	1.64
6350.000	70.33	1.51	13.21	40.85	79.11	1.64
6400.000	70.33	1.51	13.21	40.85	79.11	1.64
6450.000	70.33	1.51	13.21	40.85	79.11	1.64
6500.000	70.33	1.51	13.21	40.85	79.11	1.64
6550.000	70.33	1.51	13.21	40.85	79.11	1.64
6600.000	70.33	1.51	13.21	40.85	79.11	1.64
6650.000	70.33	1.51	13.21	40.85	79.11	1.64
6700.000	70.33	1.51	13.21	40.85	79.11	1.64
6750.000	70.33	1.51	13.21	40.85	79.11	1.64
6800.000	70.33	1.51	13.21	40.85	79.11	1.64
6850.000	70.33	1.51	13.21	40.85	79.11	1.64
6900.000	70.33	1.51	13.21	40.85	79.11	1.64
6950.000	70.33	1.51	13.21	40.85	79.11	1.64
7000.000	70.33	1.51	13.21	40.85	79.11	1.64
7050.000	70.33	1.51	13.21	40.85	79.11	1.64
7100.000	70.33	1.51	13.21	40.85	79.11	1.64
7150.000	70.33	1.51	13.21	40.85	79.11	1.64
7200.000	70.33	1.51	13.21	40.85	79.11	1.64
7250.000	70.33	1.51	13.21	40.85	79.11	1.64
7300.000	70.33	1.51	13.21	40.85	79.11	1.64
7350.000	70.33	1.51	13.21	40.85	79.11	1.64
7400.000	70.33	1.51	13.21	40.85	79.11	1.64
7450.000	70.33	1.51	13.21	40.85	79.11	1.64
7500.000	70.33	1.51	13.21	40.85	79.11	1.64

REF PLANE EXT(CH): INPUT= .00 TRAN= .00

NASA 20X20 MICROWAVE SWITCH MATRIX

SYSTEM FINAL TEST

XFT #61 IN-11 OUT-22



NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#63 IN-17 OUT-22


ORIGINAL PAGE IS  
OF POOR QUALITY

FREQ-MHZ	ISOL-DB	VSUR	RTH	LOSS-DB	PHASE	GP DELAY
2500.000	MEAS 1	MEAS 2	MEAS 2	MEAS 2	MEAS 2	MEAS 2
2500.000	90.12	1.20	20.72	55.30	-128.87	1.81
2500.000	87.22	1.17	22.26	45.95	81.45	1.61
2500.000	75.86	1.34	16.73	35.23	-94.39	2.09
2500.000	78.15	1.12	24.67	25.42	66.96	2.27
2500.000	67.94	1.30	17.76	20.42	-143.32	2.31
2500.000	71.88	1.21	26.35	17.67	177.70	2.97
2500.000	73.20	1.39	12.65	16.63	105.91	3.89
2500.000	82.45	1.83	10.66	18.25	66.52	2.36
2500.000	73.16	1.26	16.55	18.53	24.92	2.16
2500.000	70.93	1.34	16.66	19.15	-11.80	2.37
2500.000	72.59	1.02	26.52	18.56	-60.37	2.36
2500.000	70.19	1.41	15.32	15.96	-96.98	2.11
2500.000	73.64	1.29	16.01	20.10	-126.31	2.16
2500.000	65.52	1.20	20.73	20.34	-175.36	2.16
2500.000	77.55	1.43	15.06	21.51	145.26	1.64
2500.000	77.55	1.43	13.52	22.16	116.68	1.64
2500.000	76.04	1.37	16.07	20.92	86.09	1.88
2500.000	86.68	1.62	12.37	20.34	50.64	2.17
2500.000	80.05	1.62	12.57	19.06	7.86	2.42
2500.000	75.23	1.36	15.89	19.24	-36.31	2.31
2500.000	69.54	1.25	15.95	20.45	-75.41	1.97
2500.000	76.52	1.16	21.73	20.45	-107.33	2.05
2500.000	75.62	1.20	20.89	19.75	-149.09	2.15
2500.000	69.61	1.41	15.26	21.60	175.41	1.23
2500.000	66.64	1.62	11.15	20.36	152.26	1.91
2500.000	61.69	1.77	12.52	18.77	106.52	2.51
2500.000	60.91	1.35	17.00	19.62	61.76	2.18
2500.000	62.04	1.12	24.73	20.47	28.21	1.82
2500.000	64.18	1.23	19.88	20.19	-2.61	1.96
2500.000	68.67	1.20	20.73	20.38	-42.31	1.88
2500.000	71.43	1.47	14.44	20.01	-71.40	1.55
2500.000	67.93	1.48	14.22	19.86	-112.50	2.23
2500.000	73.26	1.13	24.54	19.06	-153.76	1.65
2500.000	75.11	1.52	13.65	19.71	-179.00	1.70
2500.000	71.63	1.72	11.56	17.26	-142.85	2.35
2500.000	79.62	1.32	15.85	17.25	56.25	2.29
2500.000	69.44	1.46	14.54	17.12	31.75	2.02
2500.000	70.55	1.25	18.94	16.02	-13.96	2.16
2500.000	74.69	1.56	14.00	16.87	-22.21	2.21
2500.000	71.67	1.35	16.76	17.91	-63.71	2.17
2500.000	74.51	1.31	17.41	17.65	-101.77	2.17
2500.000	70.51	1.10	22.00	19.13	-141.96	1.94
2500.000	63.47	1.25	19.07	17.22	-171.56	2.24
2500.000	70.99	1.56	13.25	16.90	-153.55	2.69
2500.000	75.55	1.82	10.76	16.90	107.81	2.59
2500.000	77.23	1.54	19.90	17.33	57.13	2.07
2500.000	68.92	1.35	13.31	17.22	-17.46	1.23
2500.000	67.94	1.00	26.73	21.21	17.46	1.23
2500.000	67.45	1.12	24.76	22.16	-46.51	1.37
2500.000	64.00	1.84	12.35	22.22	-62.90	2.37
2500.000	61.85	2.48	17.12	18.00	-95.53	2.37
2500.000	59.12	2.77	7.25	16.93	-147.53	2.35
2500.000	50.03	2.24	2.33	16.93	132.00	2.35
2500.000	57.85	2.21	8.46	16.67	109.52	2.74
2500.000	62.51	1.72	11.53	19.57	-53.45	1.53
2500.000	65.56	1.52	13.73	19.29	-106.39	2.32
2500.000	65.42	1.85	13.73	19.29	6.92	2.47
2500.000	65.71	1.33	13.73	20.34	174.91	2.18
2500.000	70.66	1.94	12.34	19.10	-25.33	2.25
2500.000	71.71	3.26	1.20	33.62	-122.86	1.92
2500.000	74.95	1.25	19.20	51.95	-11.01	1.92

REF PLANE: INPUT



NASA 20X20 MICROWAVE SWITCH MATRIX

SYSTEM FINAL TEST  
XPT.#63 IN-17 OUT-22



HPA 20X20 MICROGAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XFT. #65 IN-21 OUT-22

ORIGINAL PAGE IS  
OF POOR QUALITY




FREQ-MHZ	ISOL-DB	VSWR	RTN LOSS	LOSS-DB	PHASE	GR. REFLY
MEAS 1	MEAS 2	MEAS 1	MEAS 2	MEAS 2	MEAS 2	MEAS 2
2500.000	79.55	1.27	16.56	57.31	116.07	1.64
2700.000	87.76	1.15	24.27	47.45	40.15	1.04
2900.000	86.57	1.21	20.54	26.43	70.64	1.41
3100.000	67.60	1.07	29.91	26.23	146.34	1.63
3300.000	77.89	1.24	15.38	20.54	-4.06	1.67
3500.000	74.75	1.16	22.54	20.04	-55.52	1.75
3700.000	66.55	1.18	15.67	20.73	-60.63	1.69
3900.000	74.77	1.43	9.98	18.15	-94.62	1.76
4100.000	95.35	1.43	15.00	16.43	132.74	2.17
4300.000	77.36	1.32	17.11	17.42	172.99	2.05
4500.000	69.22	1.21	20.53	16.25	151.66	1.45
4700.000	72.61	1.46	15.48	19.40	134.60	1.48
4900.000	74.22	1.56	13.21	18.54	86.53	1.62
5100.000	69.56	1.47	14.64	20.26	118.21	1.38
5300.000	66.51	1.53	14.42	21.13	48.56	1.20
5500.000	69.67	1.53	17.46	21.67	26.09	1.20
5700.000	72.55	1.31	11.14	20.97	2.09	1.20
5900.000	66.77	1.77	11.64	22.11	17.04	1.41
6100.000	65.11	1.69	16.52	20.25	-37.99	1.45
6300.000	76.74	1.27	16.52	20.17	-97.76	1.41
6500.000	70.24	1.06	26.04	20.36	118.40	1.32
6700.000	73.29	1.21	20.56	15.79	-44.82	1.31
6900.000	60.24	1.50	13.94	20.58	173.62	1.31
7100.000	81.43	1.24	15.34	20.58	168.08	1.28
7300.000	72.60	1.02	15.33	20.46	139.98	1.42
7500.000	75.36	1.24	15.23	20.86	116.08	1.32
7700.000	73.16	1.17	22.01	21.13	92.51	1.26
7900.000	77.81	1.30	17.74	20.26	71.11	1.29
8100.000	77.81	1.44	25.44	20.43	24.75	1.35
8300.000	66.30	1.20	20.81	20.52	-29.52	1.30
8500.000	74.37	1.27	16.62	26.04	150.82	1.50
8700.000	72.05	1.27	18.45	19.99	-69.71	1.64
8900.000	63.16	1.05	27.36	26.74	102.64	1.63
9100.000	74.22	1.35	16.54	15.03	135.98	1.46
9300.000	72.60	1.60	10.64	19.03	161.24	1.59
9500.000	83.27	1.22	12.68	19.06	171.53	1.62
9700.000	99.51	1.73	11.45	18.17	149.37	1.35
9900.000	85.94	1.34	16.62	19.40	131.46	1.27
10000.000	78.13	1.66	12.08	20.83	55.72	1.13
10100.000	62.30	1.24	15.28	20.53	75.62	1.13
10200.000	76.72	1.11	26.79	21.49	39.16	1.04
10300.000	76.72	1.40	26.79	21.20	39.16	1.04
10400.000	74.17	1.66	16.34	20.46	66.16	1.67
10500.000	72.56	2.06	5.22	19.01	119.30	1.69
10600.000	67.45	1.37	12.00	19.33	-31.20	1.60
10700.000	74.46	1.55	17.69	21.39	73.15	1.07
10800.000	72.39	1.40	15.58	21.77	101.47	1.37
10900.000	72.39	1.73	11.11	22.07	132.33	1.52
11000.000	82.26	1.23	15.82	19.05	156.19	1.63
11100.000	71.49	1.55	11.05	13.59	167.95	1.41
11200.000	66.56	1.76	11.48	18.67	142.91	1.93
11300.000	72.52	1.79	11.48	18.67	142.91	1.93
11400.000	69.00	1.91	12.63	12.91	142.91	1.93
11500.000	69.00	1.74	11.05	12.91	142.91	1.93
11600.000	69.77	2.14	9.75	23.07	142.91	1.93
11700.000	69.77	1.54	13.59	23.07	142.91	1.93
11800.000	69.10	1.36	13.59	23.07	142.91	1.93
11900.000	69.55	2.08	9.12	41.73	142.91	1.93
12000.000	73.25	1.15	9.37	41.73	142.91	1.93
12100.000	73.25	1.15	9.37	41.73	142.91	1.93
12200.000	73.25	1.15	9.37	41.73	142.91	1.93
12300.000	73.25	1.15	9.37	41.73	142.91	1.93
12400.000	73.25	1.15	9.37	41.73	142.91	1.93
12500.000	73.25	1.15	9.37	41.73	142.91	1.93
12600.000	73.25	1.15	9.37	41.73	142.91	1.93
12700.000	73.25	1.15	9.37	41.73	142.91	1.93
12800.000	73.25	1.15	9.37	41.73	142.91	1.93
12900.000	73.25	1.15	9.37	41.73	142.91	1.93
13000.000	73.25	1.15	9.37	41.73	142.91	1.93
13100.000	73.25	1.15	9.37	41.73	142.91	1.93
13200.000	73.25	1.15	9.37	41.73	142.91	1.93
13300.000	73.25	1.15	9.37	41.73	142.91	1.93
13400.000	73.25	1.15	9.37	41.73	142.91	1.93
13500.000	73.25	1.15	9.37	41.73	142.91	1.93
13600.000	73.25	1.15	9.37	41.73	142.91	1.93
13700.000	73.25	1.15	9.37	41.73	142.91	1.93
13800.000	73.25	1.15	9.37	41.73	142.91	1.93
13900.000	73.25	1.15	9.37	41.73	142.91	1.93
14000.000	73.25	1.15	9.37	41.73	142.91	1.93
14100.000	73.25	1.15	9.37	41.73	142.91	1.93
14200.000	73.25	1.15	9.37	41.73	142.91	1.93
14300.000	73.25	1.15	9.37	41.73	142.91	1.93
14400.000	73.25	1.15	9.37	41.73	142.91	1.93
14500.000	73.25	1.15	9.37	41.73	142.91	1.93
14600.000	73.25	1.15	9.37	41.73	142.91	1.93
14700.000	73.25	1.15	9.37	41.73	142.91	1.93
14800.000	73.25	1.15	9.37	41.73	142.91	1.93
14900.000	73.25	1.15	9.37	41.73	142.91	1.93
15000.000	73.25	1.15	9.37	41.73	142.91	1.93

NASA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#73 IN-1 OUT-17

FREQ-MHZ	ISOL-DB	VSUR	FTN LOSS	LOSS-DB	PHASE	GP DELAY
	MEAS 1	MEAS 2	MEAS 2	MEAS 2	MEAS 2	MEAS 2
2500.000	81.30	1.17	22.23	48.55	-125.29	1.74
2750.000	83.02	1.15	23.24	40.55	-65.29	1.74
3000.000	81.44	1.37	16.06	29.07	-79.12	2.10
3250.000	80.79	1.04	34.60	20.59	-68.12	2.37
3500.000	73.22	1.17	21.69	19.17	-145.87	2.56
3550.000	74.65	1.40	15.53	18.64	-106.32	6.56
3600.000	62.59	1.59	12.80	17.00	-22.12	6.47
3650.000	75.86	1.94	9.89	19.14	-126.47	6.00
3700.000	65.27	1.58	15.54	19.04	-121.92	6.16
3750.000	82.53	1.19	21.20	16.78	-11.22	6.05
3800.000	73.54	1.25	15.99	18.34	-95.74	6.35
3850.000	71.70	1.41	15.31	18.10	-142.50	6.40
3900.000	73.38	1.03	23.86	19.32	-33.80	6.10
3950.000	82.62	1.17	22.25	19.11	-74.53	6.07
4000.000	70.89	1.14	22.14	19.52	-174.49	6.16
4050.000	67.56	1.17	22.14	19.34	-66.49	6.07
4100.000	73.29	1.26	18.91	18.59	-45.31	6.38
4150.000	67.34	1.61	12.57	15.85	-163.10	6.05
4200.000	64.60	1.25	19.09	21.56	-96.85	5.80
4250.000	61.21	1.51	17.44	20.72	-11.92	5.52
4300.000	61.00	1.12	25.05	21.19	-117.66	5.92
4350.000	66.36	1.07	25.58	21.42	-134.69	5.98
4400.000	68.86	1.23	19.61	21.05	-27.20	5.93
4450.000	76.76	1.42	15.27	21.37	-82.18	5.53
4500.000	72.55	1.46	14.51	21.68	-173.63	5.88
4550.000	70.75	1.08	28.20	21.46	-65.07	5.93
4600.000	65.46	1.44	14.66	20.81	-39.62	6.01
4650.000	70.88	1.70	11.76	21.82	-147.43	5.92
4700.000	77.71	1.82	16.76	20.17	-105.16	5.92
4750.000	75.52	1.76	11.16	20.47	-51	5.92
4800.000	67.44	1.75	11.41	18.37	-107.57	6.33
4850.000	76.17	1.54	16.14	17.46	-131.23	6.63
4900.000	65.34	1.54	13.50	18.48	-13.41	6.37
4950.000	69.94	1.84	10.57	15.69	-97.93	6.16
5000.000	67.60	1.72	11.55	19.83	-151.10	6.00
5050.000	71.07	1.47	14.35	19.86	-46.10	5.94
5100.000	76.60	1.32	17.27	20.34	-62.56	5.99
5150.000	70.45	1.55	13.35	19.30	-169.42	6.23
5200.000	70.10	1.41	15.47	19.64	-79.91	6.31
5250.000	75.91	1.92	10.81	20.51	-133.11	5.93
5300.000	72.50	1.83	5.72	20.70	-109.80	6.13
5350.000	73.17	1.59	10.65	19.81	-103.53	6.16
5400.000	73.34	1.41	12.82	19.60	-143.59	6.20
5450.000	62.37	1.96	9.77	15.80	-138.57	6.13
5500.000	70.47	1.60	12.74	19.34	-39.37	6.13
5550.000	70.70	1.26	13.67	15.23	-75.45	5.13
5600.000	80.36	1.41	15.45	15.31	-179.34	5.93
5650.000	74.02	1.71	15.02	15.71	-50.91	6.73
5700.000	81.22	1.71	11.61	14.50	-132.39	6.33
5800.000	72.02	2.62	9.45	15.31	-172.39	6.33
5850.000	71.16	3.45	5.10	15.74	-55.11	6.37
5900.000	71.16	3.66	5.33	17.65	-170.49	6.33
5950.000	72.30	2.76	8.59	17.43	-109.15	6.33
6000.000	73.22	1.94	12.09	15.43	-159.15	6.33
6250.000	74.31	1.97	17.67	17.67	-13.13	6.33
6500.000	72.43	2.41	21.57	17.67	-140.13	6.33
6750.000	70.55	1.63	12.41	17.67	-153.07	6.33
7000.000	74.35	1.63	17.11	17.67	-153.07	6.33
7250.000	69.57	1.43	14.99	17.11	-153.07	6.33
7500.000	75.31	2.53	17.11	17.11	-153.07	6.33

REF PLANE ENT(CN) INPUT = .00 TDRH =

NASA 20X20 MICROCURVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#73 IN-1 OUT-17






11-3-82

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#75 IN-1 OUT-22

FREQ-MHZ	ISOL-DB MEAS 1	VSWR MEAS 2	RTH LOSS MEAS 2	LOSS-DB MEAS 2	PHASE MEAS 2	GP DELAY MEAS 2
2500.000	82.44	1.17	22.23	45.77	147.94	.81
2750.000	84.51	1.15	23.25	36.91	24.56	.81
3000.000	65.72	1.37	16.04	27.34	2.79	1.11
3250.000	66.48	1.04	34.75	19.61	-115.75	1.22
3500.000	72.56	1.17	21.93	17.86	143.91	1.50
3550.000	75.54	1.41	15.46	16.55	39.61	5.06
3600.000	79.04	1.60	12.74	17.36	-66.96	5.15
3650.000	82.17	1.94	9.69	18.62	-146.44	4.70
3700.000	63.35	1.38	15.97	18.07	121.05	5.20
3750.000	82.12	1.19	21.31	16.12	26.12	5.21
3800.000	71.50	1.25	19.61	17.57	-66.22	5.06
3850.000	71.95	1.41	15.35	18.94	-156.06	5.02
3900.000	71.22	1.03	36.89	18.34	113.64	5.09
3950.000	72.95	1.17	22.29	18.67	26.66	5.05
4000.000	75.66	1.14	23.70	19.15	-70.19	4.94
4050.000	77.66	1.17	22.05	19.10	-157.05	4.87
4100.000	90.27	1.25	18.56	19.10	114.50	5.25
4150.000	76.77	1.61	12.64	20.23	14.12	4.69
4200.000	68.29	1.25	19.21	21.60	-61.44	4.46
4250.000	55.52	1.31	17.44	21.45	-146.42	4.71
4300.000	55.68	1.12	24.95	20.70	120.84	4.06
4350.000	58.26	1.07	29.32	20.51	36.23	4.84
4400.000	56.92	1.42	15.69	19.54	-45.26	5.07
4450.000	56.67	1.46	14.52	19.23	136.03	4.92
4500.000	50.59	1.06	20.55	19.81	46.08	4.74
4550.000	55.63	1.45	14.78	17.65	-38.57	5.07
4600.000	60.13	1.70	11.72	18.34	135.71	5.45
4700.000	60.69	1.82	10.76	17.65	125.19	5.29
4750.000	65.59	1.76	11.21	18.20	33.76	5.10
4800.000	68.11	1.73	11.42	20.05	-50.43	4.61
4850.000	75.26	1.37	16.06	20.11	132.32	4.50
4900.000	75.54	1.54	15.11	16.30	156.71	5.13
4950.000	81.94	1.85	10.50	17.99	42.87	5.29
5000.000	76.69	1.72	11.53	18.54	-53.66	5.14
5050.000	69.26	1.46	14.34	18.09	142.09	4.85
5100.000	85.00	1.32	17.27	15.43	131.91	4.97
5150.000	76.91	1.55	13.33	19.15	39.08	4.92
5200.000	78.07	1.41	15.39	19.52	-45.05	4.83
5250.000	72.13	1.93	9.55	16.72	134.93	5.16
5300.000	82.29	1.57	9.70	16.90	125.86	5.10
5350.000	75.50	1.83	10.65	16.90	41.46	5.07
5400.000	75.14	1.59	12.84	19.75	-53.54	4.89
5450.000	70.69	1.41	15.39	20.04	134.27	4.77
5500.000	83.44	1.96	10.74	18.87	134.60	5.16
5550.000	82.56	1.60	12.74	19.73	39.79	4.93
5600.000	60.42	1.26	15.11	20.13	-42.93	4.77
5650.000	64.15	1.40	13.48	19.34	131.33	4.34
5700.000	80.03	1.36	15.01	18.33	145.20	5.09
5750.000	70.05	1.71	11.52	17.14	54.37	5.20
5800.000	70.43	2.03	11.42	15.79	-45.25	5.20
5850.000	75.83	3.45	5.19	15.20	103.95	5.20
5900.000	70.34	3.07	5.50	15.34	103.95	5.20
5950.000	81.47	2.76	9.50	15.34	103.95	5.20
6000.000	76.81	1.93	9.56	16.59	103.95	5.20
6050.000	93.41	1.67	12.00	16.59	103.95	5.20
6100.000	81.38	2.41	21.55	23.04	103.95	5.20
6150.000	80.15	1.10	21.55	23.04	103.95	5.20
6200.000	66.74	1.63	12.40	23.52	103.95	5.20
6250.000	64.45	1.43	14.65	23.52	103.95	5.20
6300.000	60.04	2.58	17.12	23.52	103.95	5.20
6350.000	60.04	2.58	17.12	23.52	103.95	5.20

REF PLANE ENTIC: INPUT= .09 TRAN= .00

NASA 20X20 MICROWAVE SWITCH MATRIX  
SYSTEM FINAL TEST  
XPT.#75 IN-1 OUT-22





#### IV. POC MODEL TEST DATA ANALYSIS

## 1.0 IF FREQUENCY

The IF frequency band was chosen to be 3.5 to 6.0 GHz with a center frequency of 4.75 GHz. This determination was made after an extensive analysis of the worst receive and transmit in-band spurious for an RF input frequency between 27.5 GHz and 30.0 GHz and for an output frequency between 17.7 GHz and 20.2 GHz. The results of this analysis are detailed in the Task 1 report, Sec. 2.3.

## 2.0 ABSOLUTE MATRIX INSERTION LOSS

The insertion loss of any particular matrix path is determined by the total input and output coupler insertion losses and the corresponding switch amplifier gain. In addition to these individual components, the insertion loss can also vary slightly due to the interactions of these individual components when they are interconnected in the matrix. The theoretical design dictates that if all switch-amplifiers have identical "ON" gain performance and each input-output coupler path pair have the same insertion loss, then the insertion loss for all matrix paths should be the same. In practice, however, there are many fabrication, assembly, and interconnect parameters that will influence the performance of any given path. To help account for these unknown effects, the switch-amplifier design included a final gain adjustment circuit that could help to compensate for insertion loss variations. By varying the bias conditions of the switch-amplifier, the "ON" gain could be adjusted by as much as  $\pm 1.5$  dB. This technique provided a large contribution when trying to equalize the matrix path insertion loss. Insertion loss results for the 20 x 20 switch matrix reveal an average insertion loss for all 66

crosspoints of 20.6 dB and a standard deviation of 1.6 dB. This includes only three crosspoints that were off from the average by more than 2.5 dB. Considering the complexity and size of the 20 x 20 switch matrix, these results are quite excellent and that the addition of the bias adjust on the switch-amplifier proved to be a successful technique to help attain these results.

### 3.0 PASSBAND RIPPLE and BANDWIDTH

The frequency response curves shown earlier in this report reveal the passband ripple of the 20 x 20 switch matrix. The large variations in certain crosspoints are primarily due to the interaction of the long rows of input and output couplers needed in the 20 x 20. This undesirable result was reduced for many crosspoints by doing some alignment in the tray. But for a few crosspoints, alignment proved to be only moderately successful. The general bandwidth for all crosspoints is primarily determined by the bandwidth of the switch-amplifier which is 3.5 GHz to 6.0 GHz, but because of the coupler interaction ripple, the idea of 1 dB or 3 dB bandwidth must be revisited. The frequency response is not simply monotonic so that frequency response roll-off must be differentiated from passband ripple. The basic conclusion of this discussion is that all crosspoints achieved a similar passband roll-off characteristic but certain units exhibited excessive ripple behavior over small sections of the passband. Several crosspoints did, however, achieve the entire 3.5 GHz to 6.0 GHz frequency band with less than 3 dB ripple. Also the specification requiring a 1 GHz bandwidth with less than 1 dB ripple was met in several crosspoints.

#### 4.0 ISOLATION

The isolation measurement is defined by taking the difference between the "ON" condition insertion loss and the "OFF" condition insertion loss. The signal level strength in the "OFF" condition can be separated into two different components. One component comes from the switch-amplifier "ON" to "OFF" isolation. This has been measured on every individual switch-amplifier prior to matrix integration and found always to exceed 70 dB. The second component can be described as physical isolation between the various microwave circuits. This type of isolation is determined by many factors such as the microwave circuit positioning in the tray as well as the cavities and partitions within the tray. Careful consideration was given to tray design which reduced this type of effect by providing adequate enclosure covers and isolation walls.

The results of the "ON" to "OFF" insertion loss test made on each matrix path were greater than 50 dB. This result tends to support that the dominate component in the isolation measurement is the physical isolation component. Additional tests were carried out using a spectrum analyzer that pointed out additional characteristics of the matrix. If two input signals at two different frequencies are applied to two adjacent input rows and only one crosspoint is turned "ON" a certain amount of the unwanted signal (indicated by the different frequency) will show up at the desired output port. In the worst case measured to date this type of "isolation" was recorded at 40 dB. To help alleviate this type of problem in the future would require better physical isolation of the various microwave circuits.



## 5.0 VSWR

The input and output VSWR performance is influenced by many different components. The main contributor is the individual couplers themselves - each has an input and coupled port VSWR of between 1.05:1 and 1.4:1 depending on the frequency within the band. Then cascade 22 couplers together for both the input and output divider/combiner networks and the result can be a total VSWR variation of 1.1:1 to 2.0:1. Next add the input and output return loss of each switch-amplifier port compared to the 50 ohm load that is normally present during earlier testing and the VSWR can at some frequencies go as high as 3.0:1 especially in the frequency range from 5.5 GHz to 6.0 GHz. This type of poor VSWR ripple performance can be solved by several different techniques such as improved coupler design and switch-amplifier VSWR and/or the addition of properly placed isolation devices.

## 6.0 POWER TRANSFER CHARACTERISTICS AND PHASE LINEARITY

The power transfer and phase linearity of the switch matrix is a function of the switch-amplifier performance of these parameters. For the overall 20 x 20 matrix, the 1 dB compression point occurs at an input power level of 15 dBm + 1 dBm depending on which crosspoint is evaluated. Phase shift at the 1 dB compression point is less than  $\pm 3$  degrees and at the 3 dB back-off is less than  $\pm 1$  degree. Unless input power level requirements begin to approach the +15 dBm level, there should be no difficulty in meeting standard linearity specifications. In addition, the maximum allowable input power level for the 20 x 20 matrix should not exceed +25 dBm at any time to insure matrix survival.

## 7.0. SWITCHING SPEED CHARACTERISTICS

The switching speed characteristic was measured on a sample of matrix crosspoints. The results show that the "ON" to "OFF" switching time was less than 10 nsec and usually about 6 nsec. The "OFF" to "ON" switching time was also less than 10 nsec and usually around 4 to 7 nsec. In all cases, the measured switching speed for either "ON" to "OFF" or "OFF" to "ON" will meet the 10 nsec requirement. Switching speed performance could be further improved by reducing the added capacitance used on each control gate of the dual-gate FET switching device. One other approach would be to improve the switching speed characteristics of the switch-driver circuit.

## 8.0 RECONFIGURATION RATE TESTS

Many tests were performed to demonstrate the many possible matrix state configurations. These tests included such examples as turning on one crosspoint for a pre-set time period and then turning on a different crosspoint after a certain amount of dead time where no crosspoints were on. Other such examples involved several different crosspoints and many different state duration times. Tests were also performed to detail the signal propagation delay time variation when one crosspoint is turned off and another different path length crosspoint is turned on. All crosspoints will change state at the same time if the data transfer pulse electrical length is varied according to the position of each crosspoint within the matrix. To eliminate this problem in the redundant paths is more complex and would require delaying the data transfer pulse at the DCU in some fashion. Without these types of improvements the worst case is a

delay time of 15 nsec for a redundant path.

## 9.0 ROUTING TESTS

All primary and redundant paths were tested and found to provide 100% operation. In addition, several broadcast mode configurations were tested and the results are presented in the final matrix data section.

V. CRITICAL ASSESSMENTS  
AND RECOMMENDATIONS



## V. CRITICAL ASSESSMENTS AND RECOMMENDATIONS

Although the POC model achieved or exceeded all the required specifications for the 20 x 20 switch matrix, there are several areas where changes could improve performance and/or reduce assembly complexity and integration time.

### 1.0 ELECTRICAL DESIGN

The electrical design for the 20 x 20 POC model was based on experience gained from the 4 x 4 breadboard switch matrix. Except for improvements in each individual component, no new design concepts were implemented in the 20 x 20 POC model. To improve the matrix performance further will involve not only reviewing each component but also investigating the matrix sub-assemblies as well.

#### 1.1 Coupler

As mentioned earlier in Section I, the long rows of couplers posed certain problems in the 20 x 20 POC model. Although each coupler, when tested individually, provided a satisfactory performance, the interaction of the multi-coupler rows exhibit unpredictable results. The band edge VSWR performance was often a problem as well as the in-band insertion loss ripple. To eliminate these problems, two solutions are possible. One is to improve the individual performance of each individual coupler by incorporating a different design such as a three-section coupler where the bandwidth is wider and the passband performance is more evenly distributed across the band. The second approach is to incorporate isolation devices such as ferrite

isolators at various positions along the coupler chain. This technique would isolate smaller sections of couplers; for example four to six couplers in each section so that the interaction within a 22 coupler row could be controlled. FACC sponsored research and development programs are currently investigating both of these concepts.

## 1.2 Switch-Amplifier

The switch-amplifier design used in the 20 x 20 POC model performed quite well and required little initial tuning. The major design improvement that could be incorporated combines the driver switching circuit with the switch-amplifier. This improvement could not only reduce the matrix complexity (discussed later in Section 2.0), but would also reduce the interconnect parasitics between the current driver and switch-amplifier. Tighter control over these parameters should yield a combined switch-amplifier and driver circuit that performs in a more consistent fashion with respect to passband performance and switching speed. Other possible improvements to the switch amplifier could include a fixed attenuator at the output as well as at the input to improve the output VSWR of the amplifier in both the "ON" and "OFF" switch positions. Also an improved bias control could be incorporated so that each individual device could be set to its optimum bias condition. Improvements associated with the switch-amplifier mechanical integrity must also be addressed especially with respect to the 50 ohm RF feedthrus and the hermetic sealing of the module.

### 1.3 Switch-Driver

The existing thick-film switch driver circuit worked quite well and presented no performance problems on the 20 x 20 POC model switch matrix. The main area of improvement, as mentioned in the previous paragraph, would be to incorporate this circuit with the switch-amplifier. This would involve converting the thick-film hybrid circuit into a thin-film MIC type circuit. This conversion should not introduce any real problems. One other area of driver improvement could be utilized is a CMOS flip-flop instead of the bipolar type currently being used. This would greatly reduce the driver circuit DC power consumption since each flip-flop would use DC power whether the associated crosspoint is "ON" or "OFF". The major question yet to be answered on the CMOS flip-flop concerns its radiation hardness characteristics.

### 1.4 Distribution Control Unit

The distribution control unit (DCU) as designed was primarily intended to serve as a testing system for use in the TDMA characterization of the microwave switch matrix. The DCU performed in an excellent fashion by demonstrating the SS-TDMA switching characteristics of the 20 x 20 POC model matrix. No major problems were encountered and no additional design changes are necessary. One topic that was investigated during the program was to use a desk-top computer controller, with the proper interfacing hardware, to simplify the RAM programming of the microwave switch matrix. This option was not implemented due to the increased cost over the manual loading type system.

## 2.0 MECHANICAL DESIGN

The mechanical design concept used in the 20 x 20 POC model switch matrix provided a flight quality package for the switch matrix. The package design was optimized for small size and low weight, and also included the ability to do final alignment of various critical circuits at the final chassis level. The mechanical designs for individual components such as the switch-amplifier module and switch-driver module were also adequate. Overall the total mechanical packaging concept was very good even though the complexity of the unit due to the large matrix size made certain assembly and rework tasks difficult.

In the switch-amplifier assessment above, the idea of incorporating the switch-amplifier and switch-driver circuits together was suggested. This idea can provide dramatic improvements in the overall mechanical design of a microwave switch matrix. The first improvement would be an obvious parts reduction by implementing this idea. For every two module sets now used, only one would be required. Another important aspect is that the signal and bias routing PC boards could be installed on the same chassis side as the switch-amplifier-driver circuit. This technique eliminates the need for DC feedthrus in the tray and reduces the total number of DC interconnects required. This design approach will also provide access to the output coupler rows on the bottom side of each tray where now the driver circuit boards make it difficult to repair or replace any bottom side couplers. All of this should also have a positive effect on the matrix weight as well.

Other mechanical modifications may also be needed to help incorporate some of the electrical design ideas mentioned earlier. For example,

the use of isolators in the coupler chain may be required and would impact the current chassis design. Also cavity isolation may also need to be improved requiring more tray redesign. The switch-amplifier-driver module must also be improved to yield a stronger physical package with improved assembly procedures.



VI. SWITCH MATRIX RELIABILITY ASSESSMENT

## SECTION 6

### SWITCH MATRIX RELIABILITY ASSESSMENT

#### 1.0 INTRODUCTION

This report discusses the reliability analyses which have been completed for the 20 x 20 IF Switch Matrix. The reliability analyses include reliability assessment, failure modes and effects analysis, circuit stress analysis, and design recommendations.

#### 2.0 TEST AND ANALYSIS PLAN (Subtask 2.8.1)

The reliability of the switch matrix is heavily dependent upon the reliability of the individual switch-amplifier and switch-driver circuits.

The failure rates for all components except for the Raytheon RDX832 GaAs FETs are known with a fairly high degree of certainty and additional testing to verify MIL-HDBK-217C estimates is not justified. However, the failure rate for the FETs is not known with any certainty. These devices have not accumulated sufficient experience either specifically or generically to establish a failure rate with a high degree of confidence.

Initial stress step testing has begun at Raytheon. This initial testing indicates that the activation energy for the RDX832 device appears to be similar to other Raytheon devices. This implies MTTFs of the same order of magnitude as other Raytheon devices. The principal reason for this testing is to establish an accurate value of MTTF for the RDX832 Dual-gate FET being used in this program.

Findings at this time are very preliminary and are not sufficient for considering the device qualified without additional step stress testing.

## 2.1 RELIABILITY ASSESSMENT

A preliminary reliability assessment for the 20 x 20 matrix was completed in the Task I report and updated for the Task VIII report. Many of the assumptions given in the earlier reports are still unchanged. In this report, an assessment has also been made for the POC model which uses lower reliability components. The POC model as a result has a lower probability of successfully operating than a unit using flight qualified parts. Additional components may also be incorporated in a flight unit to provide additional protection against single point failure modes as discussed in the Task I report or for aging and temperature compensation.

The failure rate assessments for the components in the switch amplifier and the switch driver are shown below:

ORIGINAL PAGE IS  
OF POOR QUALITY

IF SWITCH - AMPLIFIER FAILURE RATE

Parts	Quantity	Flight Model Failure Rate $\times 10^{-9}$	POC Model Failure Rate $\times 10^{-9}$
GaAs FETs	2	9.24	462
Thin Film Resistors	9	0.05	0.50
Capacitors (MOM)	11	0.04	0.40
TOTAL		$19.37 \times 10^{-9}$	$932.90 \times 10^{-9}$

DRIVER TRANSISTOR FAILURE RATE

Parts	Quantity	Flight Model Failure Rate $\times 10^{-9}$	POC Model Failure Rate $\times 10^{-9}$
Resistors	11	0.05	0.50
Transistor	2	0.70	35
Capacitor, Ceramic	6	0.075	0.75
Integrated Circuit	1	2.5	87.5
TOTAL		$4.9 \times 10^{-9}$	$167.5 \times 10^{-9}$

## 2.2 CROSSPOINT FAILURE RATE

The total failure rate for the crosspoint design is the sum of the RF portion and approximately one-half of the switch driver circuit. Each switch driver controls two crosspoints. The failure of the common integrated circuit could possibly result in the failure of two switches. A short of either one of the driver transistors would result in hard closure of a switch.

Crosspoint Failure Rate (Flight)	$21.82 \times 10^{-9}$
Crosspoint Failure Rate (POC Model)	$1016.65 \times 10^{-9}$

## 2.3 PROBABILITY OF NO OPEN CROSSPOINTS WHICH CAN FAIL THE MATRIX

The development of an exact model of open crosspoints for a generalized switch matrix has been attempted. Unfortunately, it has not been possible to successfully develop either an exact mathematical model nor a cost effective simulation model. Exact math models can be developed for simple matrix sizes (for example, a 4x4 with a wraparound), however, as the matrix size increases the modeling becomes increasingly more complex. The open crosspoint model shown for the 20x20 switch matrix is only a first order approximation. It does not include all possible success states and therefore provides a conservative result.

The probability that there are no open crosspoints which can fail in 10 years can be calculated using the following equations:

Definitions:

N = 20, number of rows or columns in the basic matrix excluding redundant wraparound rows or columns.



$R = 0.998090$  (flight) and  $0.914792$  (POC model), the reliability of a single crosspoint switch and driver.

$W = 0.996184$  (flight) and  $0.836844$  (POC model), the probability that two crosspoints in the redundant wraparound will function.

$C$  = combinatorial expression,  $C_i^n = \frac{n!}{i! \times (n-i)!}$

$X = 2$ , number of redundant wraparound rows or columns

The probability of no open crosspoints failures in the matrix which could disable it can be found by adding the following success path equations:

- (1) All crosspoints in the matrix operate without failure

$$R^{N^2} \left( \sum_{i=0}^{84} C_i^{84} \times W^{(84-i)} \times (1-W)^i \right) = R^{N^2}$$

- (2) One Failure

$$C_1^{N^2} \times R^{N^2-1} \times (1-R) \times (2W-W^2)$$

- (3) Two or more failures in the same column. (Since only one switch is allowed to function at any given time in a column as many as 20 failures can be tolerated as long as the corresponding wrap around switches function).

$$C_1^N \left( \sum_{i=2}^N C_i^N \cdot R^{N^2-i} \cdot (1-R)^i \cdot (2W-W^2)^i \right)$$

- (4) Two or more failures in the same row. (If more than one switch is turned on in a row as in the broadcast mode. One wraparound column switch and corresponding wraparound row switches will provide the required backup).

$$C_1^N \left( \sum_{i=2}^N C_i^N R^{N^2-i} (1-R)^i (2W^{1/2}-W)W^{i/2} \right)$$

- (5) Two failures in different rows and columns. (Since two redundant wraparound rows and columns are used, no more than 2 failures can be assumed.)

$$C_1^N \left( \sum_{i=1}^{N-1} (N-1)(N-i) R^{N^2-2} (1-R)^2 (2W^2-(W^2)^2) \right)$$

Evaluating these expressions for 10 years leads to:

	Flight Model	POC Model
(1)	0.465459	—
(2)	0.356286	—
(3)	0.006560	—
(4)	0.006520	—
(5)	0.121201	—
Total	0.956026	0.000000 ( $P_A$ )

#### POC MODEL

The 20 x 20 POC model switch matrix has an estimated probability of zero for successfully operating for 10 years with 484 crosspoints. The calculated reliability of the switch matrix is highly sensitive to the estimated reliability of the individual crosspoints. The POC

model is using much lower quality components than would be used in an actual flight model. At this time, the actual failure rate for the GaAs FETs is the greatest unknown. It is believed that the reliability estimate (based on MIL-HDBK-217C) is probably highly pessimistic for the POC model.

The actual POC model will not be a completely populated 20 x 20 matrix. It will instead consist of only 76 of the 484 possible crosspoints that would be in the complete matrix. The MTBF for the reduced model is estimated to be 12,942 hours, or less than 1 crosspoint failure per year. Two or more GaAs FET failures in the partially populated POC model during a one-year demonstration period would be of concern since it may indicate a higher failure rate for the flight model crosspoint than current estimates.

#### 2.4 PROBABILITY OF NO SHORTED CROSSPOINTS OR MATRIX SHORTS

The following failure modes have been identified which would result in shorted crosspoints:

- 1) Resistors R4 or R5 in the switch driver (Figure 3.1) failing open.

$$(P_1 = 0.999991/0.999912)$$

- 2) A collector to emitter short of Q1A or Q1B in the driver.

$$(P_2 = 0.999969/0.998468)$$

- 3) An open of the -5 V pin in the driver circuit.

$$(P_3 = 0.999999/0.999999)$$

- 4) An IC Failure. ( $P_4 = 0.999891/0.996175$ )

ORIGINAL PAGE IS  
OF POOR QUALITY

5) Both FETs in a switch amplifier shorting.

ORIGINAL PAGE IS  
OF POOR QUALITY

$$(P_5 = 1.0/0.999599).$$

The probability that a crosspoint short will not occur in the matrix becomes

$$\begin{aligned} P_B &= P_1 \cdot P_2 \cdot P_3 \cdot P_4 \cdot P_5 \\ &= 0.955060 \text{ (Flight)} \\ &= 0.148608 \text{ (POC)} \end{aligned}$$

The following additional failure modes would result in a catastrophic matrix short:

6) An internal short of the IC or circuit board problem.

$$(P_6 = 0.999989/0.999617)$$

7) A short of C5 in the switch amplifier (Figure 3.2)

$$(P_7 = 0.999998/0.999982)$$

8) A short of C11 in the switch amplifier

$$(P_8 = 0.999998/0.999982)$$

The probability of no disabling matrix short is estimated to be

$$\begin{aligned} P_C &= P_6 \cdot (P_7 \cdot P_8) = 0.995412 \text{ (Flight)} \\ &= 0.895720 \text{ (POC)} \end{aligned}$$

The probability of no crosspoint shorts and no disabling matrix shorts is estimated to be 0.729570 for the 76 crosspoint POC model.

## 2.5 MATRIX RELIABILITY

The reliability of the entire matrix for 10 years is the product of no disabling open crosspoints, no shorted crosspoints, and no disabling circuit shorts:

$$P_A \cdot P_B \cdot P_C = 0.908873 \text{ (Flight)}$$

These results are considered pessimistic since it is expected that actual failure rates may be lower than estimated and the modeling of open crosspoints is conservative.

The failure rate of the GaAs FETs is the greatest unknown and demonstration testing of flight representative devices would be required to improve the confidence in the above calculations.

## 2.6 DISTRIBUTION CONTROL UNIT RELIABILITY

Reliability estimates given in the Task I report for the distribution control unit are basically unchanged. The overall reliability of the controller is dependent upon the type of memory devices which can be used for flight applications. The selection of memory chips is primarily determined by chip susceptibility to total radiation dose as well as susceptibility to soft errors due to cosmic rays.

Two distribution control unit designs have been investigated. The first approach provides for full capability by allowing for any input to be connected to any output. This approach requires approximately 250 1K memory devices and an additional 100 support devices. The estimated reliability for this approach is

1K memory devices	$250 \times 13.7 \times 10^{-9}$
<u>Support devices</u>	<u><math>100 \times 9.6 \times 10^{-9}</math></u>



TOTAL

$4385 \times 10^{-9}$

ORIGINAL PAGE IS  
OF POOR QUALITY

$$P_S (10 \text{ years}) = 0.6810$$

An alternate design consists of a decoder which provides a limited number of switching possibilities. This approach requires a much smaller number of devices, 68 1K memory devices and 120 support devices. The reliability estimate is:

1K memory devices	68 x 13.7
Support devices	120 x 9.6
TOTAL	$2084 \times 10^{-9}$

$$P_S (10 \text{ years}) = 0.8331$$

## 2.7 IF SWITCH MATRIX SYSTEM RELIABILITY

The probability of success of the flight model IF Switch Matrix System using a redundant Distribution Control Unit is given by:

$$P_S = 0.908873 \times (1 - (1 - 0.8331)^2) = 0.8836 \text{ (Flight)}$$

## 3.0 FAILURE MODES AND EFFECTS ANALYSIS

A failure modes and effects analysis has been completed for the switch driver and the switch amplifier. The results are summarized below. An asterisk is placed by circuit references in which a failure results in a permanently closed crosspoint switch or a disabling matrix short. Schematics are given in Figures 3.1 and 3.2 for reference purposes.

SWITCH-DRIVER FMEA (Figure 3.1)

<u>Part</u>	<u>Failure Mode</u>	<u>Effect</u>
C1	Short	No effect.
	Open	Slightly degraded performance when switch is ON.
C2	Short	No effect.
	Open	Slightly degraded performance when switch is ON.
C3	Short	No effect.
	Open	Slightly degraded performance when switch is ON.
C4	Short	No effect.
	Open	Slightly degraded performance when switch is ON.
C5	Short	Degraded Switch A performance, longer response time.
	Open	Overstress of Switch A GaAs FETs possibly resulting in premature failure.
C6	Short	Degraded Switch B performance, longer response time.
	Open	Overstress of Switch B GaAs FETs possibly resulting in premature failure.
R1	Open	Overstress of crosspoint Switch A FETs, possibly resulting in premature failure.
R2	Open	Crosspoint Switch A permanently Open
R3	Open	Crosspoint Switch A permanently Open
R4*	Open	Crosspoint Switch A permanently ON
R5*	Open	Crosspoint Switch B permanently ON.
R6	Open	Overstress of crosspoint Switch B FETs, possibly resulting in premature failure.

R7	Open	Crosspoint Switch B permanently open.
R8	Open	Crosspoint Switch B permanently open.
R9	Open	Degraded Switch A performance, longer response time.
R10	Open	Degraded Switch B performance, longer response time.
R11	Open	Possible false turn-ons and turn-offs of crosspoint Switches A and B.
Q1A*	CE Short	Crosspoint Switch A permanently ON.
	B/E/C Open	Crosspoint Switch A permanently OFF.
Q1B*	CE Short	Crosspoint Switch B permanently ON.
	B/E/C Open	Crosspoint Switch B permanently OFF.
+5V Pin	Open	Crosspoint Switches A and B permanently OFF.
-5V PIN*	Open	Crosspoint Switches A and B permanently ON.
U1-2*	Open	Crosspoint Switch A ON, may go OFF randomly.
-12*	Open	Crosspoint Switch B ON, may go OFF randomly.
-14	Open	Crosspoint Switches A and B permanently OFF.
-7	Open	Crosspoint Switches A and B permanently OFF.
-3*	Open	Crosspoint Switch A permanently ON or OFF.
-11*	Open	Crosspoint Switch B permanently ON or OFF.
-6	Open	Crosspoint Switch A permanently OFF.
-6*	Stuck low	Crosspoint Switch A permanently ON.

-8	Open	Crosspoing Switch B permanently OFF.
-8*	Stuck Low	Crosspoint Switch B permanently ON.
-14/7*	Internal Short	5 volt short may result in loss of matrix.

SWITCH AMPLIFIER FMEA (Figure 3.2)

<u>Part</u>	<u>Failure Mode</u>	<u>Effect</u>
R1	Open	Switch degradation, excessive VSWR.
R2	Open	Loss of RF input, switch permanently open.
R3	Open	Switch degradation, excessive VSWR.
R4	Open	Excessive gain, eventual switch failure.
R5	Open	Excessive gain, eventual switch failure.
R6	Open	Excessive gain, eventual switch failure.
R7	Open	Excessive gain, eventual switch failure.
R8	Open	Q1 permanently ON, reduced isolation.
R9	Open	Q2 permanently ON, reduced isolation.
+5 V pin	Open	Switch permanently OFF.
-5 V pin	Open	Excessive gain, eventual failure.
C1	Open Short	Switch permanently OFF (open). Excessive gain, eventual open switch failure.
C2	Open Short	Possible noisy operation associated with Q1. No effect.
C3	Open Short	Switch degradation in "ON" state. Excessive gain, eventual open switch failure.
C4	Open Short	Switch degradation in "ON" state Excessive gain, eventual open switch failure.
C5	Open	Switch degradation in "ON" state.
*	Short	+5 volt short, loss of matrix.



C6	Open Short	Switch permanently OFF (open). Q2 open, Switch permanently OFF (open).
C7	Open  Short	Switch degradation in "ON" state. Excessive gain, eventual open switch failure.
C8	Open Short	Switch degradation in "ON" state Excessive gain, eventual open switch failure.
C9	Open Short	Switch degradation in "ON" state Q2 permanently ON, reduced switch isolation.
C10	Open Short	Switch permanently open. Loss of a single crosspoint, bonding wire fuses open.
C11 *	Open Short	Switch degradation in "ON" state +5V short, loss of matrix.
Q1	Open Short	Switch permanently OFF (open) Loss of a single crosspoint, (bonding wire will fuse open)
Q2	Open Short	Switch permanently OFF (open). Loss of a single crosspoint (bonding wire will fuse open).

### 3.1 CIRCUIT STRESS ANALYSIS

The Switch Driver and the Switch Amplifier have been reviewed for acceptability of part application and stress derating.

#### 3.1.1 SWITCH DRIVER CIRCUIT ANALYSIS

The switch driver uses four component types in its design; deposited resistors, ceramic capacitors, MM4049 transistors, and a 54LS74 integrated circuit. The thin film deposited resistors are well within the FACC derating criteria of no more than 1500 volts per linear inch and 100 watts per square inch of resistor area. The four capacitors which are used for input voltage filtering are stressed at only 10% of their 50 volt rating. Two capacitors are stressed at 5% of their rated 100 V rating. The temperature rise for the capacitors is less than 5° C.

Two high speed transistors are used to drive the crosspoint FETs. The power dissipation for the transistors is 5% of rated with a  $T_j$  of 12°

C. All secondary stresses are acceptably derated. The fanout on the integrated circuit 54LS74 is 75% of manufacturer's rating versus a 80% FACC allowable maximum.

#### 3.1.2 SWITCH AMPLIFIER CIRCUIT ANALYSIS

The switch amplifier employs deposited resistors, ceramic capacitors (ATC-111), and dual gate GaAs FETs. All parts are acceptably derated.

The voltage stresses for the capacitors range from 2% to 7% of rating. The temperature rise is less than 5° C.

The FETs are adequately derated:

Power	40%	versus	50% allowable
$V_{DS}$	50%	versus	75% allowable
$V_{GS}$	63%	versus	75% allowable
$I_{DS}$	30%	versus	90% allowable

The channel temperature for the FETs appears to be adequately derated and the temperature  $T$  is estimated to be between  $30^{\circ}\text{C}$  and  $40^{\circ}\text{C}$ . It seems that it should be possible to remain below  $100^{\circ}\text{C}$  overall channel temperature (FACC guidelines) for a flight design. The effects of incorporating temperature compensation are not known at this time in regards to possible increases in channel temperature.

### 3.2 DESIGN MODIFICATIONS FOR FLIGHT HARDWARE

The reliability analyses which have been completed at this time have indicated that improvements will have to be made for actual flight hardware. These improvements are necessary to eliminate potential single piece part failure modes which could cause total failure of the matrix or unacceptable stress levels for individual parts. Recommended design improvements include the following:

1. There is concern that there is lack of feedback in the FET bias scheme to compensate for temperature drift and aging drift of the amplifiers. Even at beginning of life, a  $25^{\circ}\text{C}$  bias requires carefully selected resistor values to match gain characteristics between switches. Providing this compensation will require additional circuitry resulting in changes in component stresses and possible failure modes.
2. Additional levels of driver redundancy (possibly a doubling of

ICs and drivers) may be required to reduce potential single point driver failures.

3. Some failure modes in the switch driver and amplifier can result in +5V or -5V shorts. Such shorts could result in total switch matrix failure. Possible design improvements should be considered for an actual flight model.